

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# M9 MLB

4/12/2006

PVT

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	(MASTER)	(MASTER)
3	3	Power Block Diagram	(MASTER)	(MASTER)
4	4	BOM Configuration	(MASTER)	(MASTER)
5	5	Functional / ICT Test	(MASTER)	(MASTER)
6	6	Signal Aliases	(M1_MLB)	(11/11/2005)
7	7	CPU 1 OF 2-FSB	M1_MLB	02/10/2006
8	8	CPU 2 OF 2-PWR/GND	M1_MLB	02/10/2006
9	9	CPU Decoupling & VID	M1_MLB	02/08/2006
10	10	CPU MISCL-TEMP SENSOR	M1_MLB	02/10/2006
11	11	CPU ITP700FLEX DEBUG	M1_MLB	02/10/2006
12	12	NB CPU Interface	M1_MLB	02/10/2006
13	13	NB PEG / Video Interfaces	M1_MLB	02/10/2006
14	14	NB Misc Interfaces	M1_MLB	02/10/2006
15	15	NB DDR2 Interfaces	M1_MLB	02/10/2006
16	16	NB Power 1	M1_MLB	02/10/2006
17	17	NB Power 2	M1_MLB	02/10/2006
18	18	NB Grounds	M1_MLB	02/10/2006
19	19	NB (GM) Decoupling	M1_MLB	02/08/2006
20	20	NB Config Straps	M1_MLB	02/10/2006
21	21	SB: 1 OF 4	M1_MLB	02/10/2006
22	22	SB: 2 OF 4	M1_MLB	02/10/2006
23	23	SB: 3 OF 4	M1_MLB	02/10/2006
24	24	SB: 4 OF 4	M1_MLB	02/10/2006
25	25	SB Decoupling	M1_MLB	02/10/2006
26	26	SB Misc	M1_MLB	02/10/2006
27	27	M9 SMBus Connections	M1_MLB	01/04/2006
28	28	DDR2 SO-DIMM Connector A	M1_MLB	02/10/2006
29	29	DDR2 SO-DIMM Connector B	M1_MLB	02/10/2006
30	30	Memory Active Termination	(M1_MLB)	(11/07/2006)
31	31	Memory Vtt Supply	M1_MLB	02/10/2006
32	32	DDR2 VRef	M1_MLB	12/19/2005
33	33	CLOCKS	M1_MLB	02/10/2006
34	34	Clock Termination	M1_MLB	02/10/2006
35	37	Mobile Clocking	M1_MLB	02/10/2006
36	38	PATA Connector	M1_MLB	02/10/2006
37	39	FireWire Link (TSB83AA22)	(MASTER)	(MASTER)
38	40	FireWire PHY (TSB83AA22)	(MASTER)	(MASTER)
39	41	ETHERNET CONTROLLER	M1_MLB	02/10/2006
40	42	Ethernet Connector	M1_MLB	02/10/2006
41	43	Yukon Power Control	M1_MLB	02/10/2006
42	44	FW PHY Power Supply	(MASTER)	(MASTER)
43	45	FireWire Port Power	(M1_MLB)	(11/03/2005)


Page	(.csa)	Contents	Sync	Date
44	46	FireWire Ports	(MASTER)	(MASTER)
45	49	Internal USB Connections	M1_MLB	02/10/2006
46	52	External USB Connector	M1_MLB	02/10/2006
47	55	Left I/O Board Connector	(MASTER)	(MASTER)
48	56	Current & Thermal Sensors	(MASTER)	(MASTER)
49	57	PCI-E Connections	M1_MLB	02/10/2006
50	58	SMC	M1_MLB	02/10/2006
51	59	SMC Support	M1_MLB	02/10/2006
52	60	LPC+ Debug Connector	M1_MLB	02/10/2006
53	61	Thermal Sensors	M1_MLB	02/10/2006
54	62	Current & Voltage Sensing	M1_MLB	01/05/2006
55	63	SPI BOOTROM	M1_MLB	02/10/2006
56	64	ALS Support	M1_MLB	02/10/2006
57	65	Fan Connectors	M1_MLB	02/10/2006
58	66	Sudden Motion Sensor (SMS)	M1_MLB	02/10/2006
59	67	TPM	M1_MLB	02/10/2006
60	75	IMVP6 CPU VCore Regulator	M1_MLB	02/08/2006
61	76	5V / 1.5V Power Supply	M1_MLB	02/10/2006
62	77	2.5V & 1.2V Regulators	M1_MLB	02/10/2006
63	78	1.8V Supply	M1_MLB	02/10/2006
64	79	3.3V / 1.05V Power Supplies	M1_MLB	02/10/2006
65	80	3.3V G3Hot Supply & Power Control	M1_MLB	02/10/2006
66	81	Power Aliases	M1_MLB	12/19/2005
67	82	DC-In & Battery Connectors	(MASTER)	(MASTER)
68	83	PBus Supply & Batt. Charger	M1_LIO	12/19/2005
69	84	ATI M56 PCI-E	M1_MLB	02/10/2006
70	85	GPU (M56) Core Supplies	M1_MLB	02/10/2006
71	86	ATI M56 Core Power	M1_MLB	02/10/2006
72	87	ATI M56 Frame Buffer I/F	M1_MLB	02/10/2006
73	88	GPU Straps	M1_MLB	02/10/2006
74	89	GDDR3 Frame Buffer A	M1_MLB	02/10/2006
75	90	GDDR3 Frame Buffer B	M1_MLB	02/10/2006
76	91	ATI M56 GPIO/DVO/Misc	M1_MLB	02/10/2006
77	93	ATI M56 Video Interfaces	M1_MLB	02/10/2006
78	94	Internal Display Connectors	M1_MLB	01/09/2006
79	97	External Display Connector	M1_MLB	11/18/2005
80	98	M9 Specific Connectors	(MASTER)	(MASTER)
81	99	LVDS Interface Pull-downs	M1_MLB	12/19/2005
82	100	Revision History	(MASTER)	(MASTER)
83	101	Napa Platform Constraints	M1_MLB	02/10/2006
84	102	More System Constraints	M1_MLB	02/10/2006
85	103	M9 Spacing & Physical Constraints	M1_MLB	02/10/2006
86	104	M9 Net Properties	M1_MLB	02/10/2006


# ALIASES RESOLVED

## Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7023	1	SCHEM, MLB, M9	SCH	CRITICAL	
820-2023	1	PCBF, MLB, M9	PCB	CRITICAL	

DRAWING  
TITLE=SULLY  
ABBREV=DRAWING  
LAST\_MODIFIED=Wed Apr 12 12:10:18 2006

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTR	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		DRAWING NUMBER		051-7023	REV. B
				SHT	1 OF 86




**System Block Diagram**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 2 OF 86		
NONE			



**Power Block Diagram**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	3	86	

8	7	6	5	4	3	2	1																																																																																																																				
<table border="1"> <thead> <tr> <th>BOM NUMBER</th> <th>BOM NAME</th> <th>BOM OPTIONS</th> </tr> </thead> <tbody> <tr> <td>630-7406</td> <td>PCBA, 2.16GHZ, 256VRAM, M9</td> <td>VRAM_256SAM, M9_COMMON, CPU_2_16GHZ, EEE_UP1</td> </tr> </tbody> </table>			BOM NUMBER	BOM NAME	BOM OPTIONS	630-7406	PCBA, 2.16GHZ, 256VRAM, M9	VRAM_256SAM, M9_COMMON, CPU_2_16GHZ, EEE_UP1	<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0270</td><td>1</td><td>IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO</td><td>U4101</td><td>CRITICAL</td><td></td></tr> <tr><td>338S0274</td><td>1</td><td>IC, SMC, HS8/2116</td><td>U5800</td><td>CRITICAL</td><td>SMC_BLANK</td></tr> <tr><td>341S1876</td><td>1</td><td>IC, SMC, PRGRM, M9</td><td>U5800</td><td>CRITICAL</td><td>SMC_DEVEL</td></tr> <tr><td>341S1797</td><td>1</td><td>IC, EEPROM, SERIAL IIC, 8KBIT, SO8</td><td>U4102</td><td>CRITICAL</td><td></td></tr> <tr><td>335S0384</td><td>1</td><td>IC, 16MBIT 8-PIN SPI SERIAL FLASH, SO1CS</td><td>U6301</td><td>CRITICAL</td><td>BOOTROM_BLANK</td></tr> <tr><td>341S1828</td><td>1</td><td>IC, EFI, BOOTROM DEVELOPMENT, M9</td><td>U6301</td><td>CRITICAL</td><td>BOOTROM_DEVEL</td></tr> <tr><td>341S1829</td><td>1</td><td>IC, EFI, BOOTROM FINAL, M9</td><td>U6301</td><td>CRITICAL</td><td>BOOTROM_FINAL</td></tr> <tr><td>353S1465</td><td>1</td><td>IC, CPU VOLTAGE REGULATOR, 1MVP, TWO PHASE</td><td>U7530</td><td>CRITICAL</td><td></td></tr> <tr><td>359S0101</td><td>1</td><td>IC, CY28445-5, CLOCK GEN, 68PIN QFN</td><td>U3301</td><td>CRITICAL</td><td></td></tr> </tbody> </table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL		338S0274	1	IC, SMC, HS8/2116	U5800	CRITICAL	SMC_BLANK	341S1876	1	IC, SMC, PRGRM, M9	U5800	CRITICAL	SMC_DEVEL	341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL		335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SO1CS	U6301	CRITICAL	BOOTROM_BLANK	341S1828	1	IC, EFI, BOOTROM DEVELOPMENT, M9	U6301	CRITICAL	BOOTROM_DEVEL	341S1829	1	IC, EFI, BOOTROM FINAL, M9	U6301	CRITICAL	BOOTROM_FINAL	353S1465	1	IC, CPU VOLTAGE REGULATOR, 1MVP, TWO PHASE	U7530	CRITICAL		359S0101	1	IC, CY28445-5, CLOCK GEN, 68PIN QFN	U3301	CRITICAL		<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr> <td>341S1789</td> <td>1</td> <td>IC, TPM, 28-PIN TSSOP</td> <td>U6700</td> <td>CRITICAL</td> <td></td> </tr> </tbody> </table>		PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL		<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>337S3282</td><td>1</td><td>IC, CPU, 479 BGA</td><td>U0700</td><td>CRITICAL</td><td>CPU_1_83GHZ</td></tr> <tr><td>337S3267</td><td>1</td><td>IC, CPU, 479 BGA</td><td>U0700</td><td>CRITICAL</td><td>CPU_2_0GHZ</td></tr> <tr><td>337S3268</td><td>1</td><td>IC, CPU, 479 BGA</td><td>U0700</td><td>CRITICAL</td><td>CPU_2_16GHZ</td></tr> <tr><td>338S0269</td><td>1</td><td>IC, 945GM, SOUTHBRIDGE</td><td>U1200</td><td>CRITICAL</td><td></td></tr> <tr><td>343S0385</td><td>1</td><td>IC, SB, 652BGA</td><td>U2100</td><td>CRITICAL</td><td></td></tr> </tbody> </table>		PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S3282	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_1_83GHZ	337S3267	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_2_0GHZ	337S3268	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_2_16GHZ	338S0269	1	IC, 945GM, SOUTHBRIDGE	U1200	CRITICAL		343S0385	1	IC, SB, 652BGA	U2100	CRITICAL	
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																																																																									
630-7406	PCBA, 2.16GHZ, 256VRAM, M9	VRAM_256SAM, M9_COMMON, CPU_2_16GHZ, EEE_UP1																																																																																																																									
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL																																																																																																																							
338S0274	1	IC, SMC, HS8/2116	U5800	CRITICAL	SMC_BLANK																																																																																																																						
341S1876	1	IC, SMC, PRGRM, M9	U5800	CRITICAL	SMC_DEVEL																																																																																																																						
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL																																																																																																																							
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SO1CS	U6301	CRITICAL	BOOTROM_BLANK																																																																																																																						
341S1828	1	IC, EFI, BOOTROM DEVELOPMENT, M9	U6301	CRITICAL	BOOTROM_DEVEL																																																																																																																						
341S1829	1	IC, EFI, BOOTROM FINAL, M9	U6301	CRITICAL	BOOTROM_FINAL																																																																																																																						
353S1465	1	IC, CPU VOLTAGE REGULATOR, 1MVP, TWO PHASE	U7530	CRITICAL																																																																																																																							
359S0101	1	IC, CY28445-5, CLOCK GEN, 68PIN QFN	U3301	CRITICAL																																																																																																																							
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL																																																																																																																							
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
337S3282	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_1_83GHZ																																																																																																																						
337S3267	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_2_0GHZ																																																																																																																						
337S3268	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_2_16GHZ																																																																																																																						
338S0269	1	IC, 945GM, SOUTHBRIDGE	U1200	CRITICAL																																																																																																																							
343S0385	1	IC, SB, 652BGA	U2100	CRITICAL																																																																																																																							
<table border="1"> <thead> <tr> <th>BOM GROUP</th> <th>BOM OPTIONS</th> </tr> </thead> <tbody> <tr> <td>VRAM_128SAM</td> <td>VRAM_128_SAMSUNG</td> </tr> <tr> <td>VRAM_256SAM</td> <td>GPU_MEM_256M, VRAM_256_SAMSUNG</td> </tr> <tr> <td>VRAM_128HY</td> <td>GPU_MEM_HYNIX, VRAM_128_HYNIX</td> </tr> <tr> <td>VRAM_256HY</td> <td>GPU_MEM_HYNIX, GPU_MEM_256M, VRAM_256_HYNIX</td> </tr> </tbody> </table>			BOM GROUP	BOM OPTIONS	VRAM_128SAM	VRAM_128_SAMSUNG	VRAM_256SAM	GPU_MEM_256M, VRAM_256_SAMSUNG	VRAM_128HY	GPU_MEM_HYNIX, VRAM_128_HYNIX	VRAM_256HY	GPU_MEM_HYNIX, GPU_MEM_256M, VRAM_256_HYNIX	<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:UNZ]</td><td>CRITICAL</td><td>EEE_UNZ</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:UP0]</td><td>CRITICAL</td><td>EEE_UP0</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:UP1]</td><td>CRITICAL</td><td>EEE_UP1</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:UP2]</td><td>CRITICAL</td><td>EEE_UP2</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:UYU]</td><td>CRITICAL</td><td>EEE_UYU</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UNZ]	CRITICAL	EEE_UNZ	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP0]	CRITICAL	EEE_UP0	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP1]	CRITICAL	EEE_UP1	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP2]	CRITICAL	EEE_UP2	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UYU]	CRITICAL	EEE_UYU																																																																						
BOM GROUP	BOM OPTIONS																																																																																																																										
VRAM_128SAM	VRAM_128_SAMSUNG																																																																																																																										
VRAM_256SAM	GPU_MEM_256M, VRAM_256_SAMSUNG																																																																																																																										
VRAM_128HY	GPU_MEM_HYNIX, VRAM_128_HYNIX																																																																																																																										
VRAM_256HY	GPU_MEM_HYNIX, GPU_MEM_256M, VRAM_256_HYNIX																																																																																																																										
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UNZ]	CRITICAL	EEE_UNZ																																																																																																																						
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP0]	CRITICAL	EEE_UP0																																																																																																																						
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP1]	CRITICAL	EEE_UP1																																																																																																																						
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP2]	CRITICAL	EEE_UP2																																																																																																																						
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UYU]	CRITICAL	EEE_UYU																																																																																																																						
<table border="1"> <thead> <tr> <th>BOM GROUP</th> <th>BOM OPTIONS</th> </tr> </thead> <tbody> <tr> <td>M9_COMMON</td> <td>ALTERNATE, COMMON, M9_COMMON1, M9_COMMON2, M9_COMMON3, M9_COMMON4, M9_DEBUG</td> </tr> <tr> <td>M9_COMMON1</td> <td>ENETPWR_S3AC, GPUTHM_A_GPU, GPU_BB_CTL, HSTHMSNS_HAS, INVERTER_BUF, ONEWIRE_PU</td> </tr> <tr> <td>M9_COMMON2</td> <td>KBLED_HAS, MEMVREF_S3, MEMVTT_EN_PU, RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU</td> </tr> <tr> <td>M9_COMMON3</td> <td>LVDS_PD, M56_REV_B26_LP, FW_B_BILINGUAL, FW_A_DS_ONLY, FW_PORT_FAULT_PU, FW_PLTRST_GATED</td> </tr> <tr> <td>M9_COMMON4</td> <td>USB_G_OC_PU, LIO_TEMP, TMDS_PEAKING_IND, BOOTROM_DEVEL, SMC_DEVEL</td> </tr> <tr> <td>M9_DEBUG</td> <td>ITP, LPCPLUS</td> </tr> </tbody> </table>			BOM GROUP	BOM OPTIONS	M9_COMMON	ALTERNATE, COMMON, M9_COMMON1, M9_COMMON2, M9_COMMON3, M9_COMMON4, M9_DEBUG	M9_COMMON1	ENETPWR_S3AC, GPUTHM_A_GPU, GPU_BB_CTL, HSTHMSNS_HAS, INVERTER_BUF, ONEWIRE_PU	M9_COMMON2	KBLED_HAS, MEMVREF_S3, MEMVTT_EN_PU, RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU	M9_COMMON3	LVDS_PD, M56_REV_B26_LP, FW_B_BILINGUAL, FW_A_DS_ONLY, FW_PORT_FAULT_PU, FW_PLTRST_GATED	M9_COMMON4	USB_G_OC_PU, LIO_TEMP, TMDS_PEAKING_IND, BOOTROM_DEVEL, SMC_DEVEL	M9_DEBUG	ITP, LPCPLUS	<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0315</td><td>1</td><td>IC, ATI, M56P, GRPHSCTRL, 880BGA, LF</td><td>U8400</td><td>CRITICAL</td><td>M56_REV_B26_LP</td></tr> <tr><td>333S0354</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																		
BOM GROUP	BOM OPTIONS																																																																																																																										
M9_COMMON	ALTERNATE, COMMON, M9_COMMON1, M9_COMMON2, M9_COMMON3, M9_COMMON4, M9_DEBUG																																																																																																																										
M9_COMMON1	ENETPWR_S3AC, GPUTHM_A_GPU, GPU_BB_CTL, HSTHMSNS_HAS, INVERTER_BUF, ONEWIRE_PU																																																																																																																										
M9_COMMON2	KBLED_HAS, MEMVREF_S3, MEMVTT_EN_PU, RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU																																																																																																																										
M9_COMMON3	LVDS_PD, M56_REV_B26_LP, FW_B_BILINGUAL, FW_A_DS_ONLY, FW_PORT_FAULT_PU, FW_PLTRST_GATED																																																																																																																										
M9_COMMON4	USB_G_OC_PU, LIO_TEMP, TMDS_PEAKING_IND, BOOTROM_DEVEL, SMC_DEVEL																																																																																																																										
M9_DEBUG	ITP, LPCPLUS																																																																																																																										
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																						
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																						
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																						
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																						
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																						
<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>IS ALTERNATE FOR PART NUMBER</th> <th>BOM OPTION</th> <th>REF DES</th> <th>COMMENTS:</th> </tr> </thead> <tbody> <tr> <td>376S0448</td> <td>376S0445</td> <td></td> <td>ALL</td> <td>Vishay 2nd source</td> </tr> <tr> <td>128S0083</td> <td>128S0073</td> <td></td> <td>C2516</td> <td>1.86 max alt to 1.9 max</td> </tr> <tr> <td>128S0093</td> <td>128S0092</td> <td></td> <td>ALL</td> <td>Kemet is alt to Sanyo</td> </tr> <tr> <td>128S0060</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>Sanyo is alt to Panasonic</td> </tr> <tr> <td>128S0095</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>330uF, 2V, 6MOHM, D2</td> </tr> <tr> <td>128S0081</td> <td>128S0061</td> <td></td> <td>ALL</td> <td>C2 package is alt to C3</td> </tr> </tbody> </table>			PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	376S0448	376S0445		ALL	Vishay 2nd source	128S0083	128S0073		C2516	1.86 max alt to 1.9 max	128S0093	128S0092		ALL	Kemet is alt to Sanyo	128S0060	128S0094		ALL	Sanyo is alt to Panasonic	128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2	128S0081	128S0061		ALL	C2 package is alt to C3	<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0315</td><td>1</td><td>IC, ATI, M56P, GRPHSCTRL, 880BGA, LF</td><td>U8400</td><td>CRITICAL</td><td>M56_REV_B26_LP</td></tr> <tr><td>333S0354</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																													
PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																							
376S0448	376S0445		ALL	Vishay 2nd source																																																																																																																							
128S0083	128S0073		C2516	1.86 max alt to 1.9 max																																																																																																																							
128S0093	128S0092		ALL	Kemet is alt to Sanyo																																																																																																																							
128S0060	128S0094		ALL	Sanyo is alt to Panasonic																																																																																																																							
128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2																																																																																																																							
128S0081	128S0061		ALL	C2 package is alt to C3																																																																																																																							
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																						
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																						
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																						
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																						
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																						
<p>Bar Code Labels / EEE #'s</p> <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:UNZ]</td><td>CRITICAL</td><td>EEE_UNZ</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:UP0]</td><td>CRITICAL</td><td>EEE_UP0</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:UP1]</td><td>CRITICAL</td><td>EEE_UP1</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:UP2]</td><td>CRITICAL</td><td>EEE_UP2</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:UYU]</td><td>CRITICAL</td><td>EEE_UYU</td></tr> </tbody> </table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UNZ]	CRITICAL	EEE_UNZ	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP0]	CRITICAL	EEE_UP0	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP1]	CRITICAL	EEE_UP1	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP2]	CRITICAL	EEE_UP2	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UYU]	CRITICAL	EEE_UYU	<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0315</td><td>1</td><td>IC, ATI, M56P, GRPHSCTRL, 880BGA, LF</td><td>U8400</td><td>CRITICAL</td><td>M56_REV_B26_LP</td></tr> <tr><td>333S0354</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																												
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UNZ]	CRITICAL	EEE_UNZ																																																																																																																						
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP0]	CRITICAL	EEE_UP0																																																																																																																						
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP1]	CRITICAL	EEE_UP1																																																																																																																						
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP2]	CRITICAL	EEE_UP2																																																																																																																						
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UYU]	CRITICAL	EEE_UYU																																																																																																																						
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																						
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																						
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																						
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																						
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																						
<p>Module Parts</p> <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0315</td><td>1</td><td>IC, ATI, M56P, GRPHSCTRL, 880BGA, LF</td><td>U8400</td><td>CRITICAL</td><td>M56_REV_B26_LP</td></tr> <tr><td>333S0354</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX	<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0315</td><td>1</td><td>IC, ATI, M56P, GRPHSCTRL, 880BGA, LF</td><td>U8400</td><td>CRITICAL</td><td>M56_REV_B26_LP</td></tr> <tr><td>333S0354</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																												
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																						
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																						
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																						
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																						
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																						
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																						
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																						
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																						
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																						
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																						
<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>IS ALTERNATE FOR PART NUMBER</th> <th>BOM OPTION</th> <th>REF DES</th> <th>COMMENTS:</th> </tr> </thead> <tbody> <tr> <td>376S0448</td> <td>376S0445</td> <td></td> <td>ALL</td> <td>Vishay 2nd source</td> </tr> <tr> <td>128S0083</td> <td>128S0073</td> <td></td> <td>C2516</td> <td>1.86 max alt to 1.9 max</td> </tr> <tr> <td>128S0093</td> <td>128S0092</td> <td></td> <td>ALL</td> <td>Kemet is alt to Sanyo</td> </tr> <tr> <td>128S0060</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>Sanyo is alt to Panasonic</td> </tr> <tr> <td>128S0095</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>330uF, 2V, 6MOHM, D2</td> </tr> <tr> <td>128S0081</td> <td>128S0061</td> <td></td> <td>ALL</td> <td>C2 package is alt to C3</td> </tr> </tbody> </table>			PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	376S0448	376S0445		ALL	Vishay 2nd source	128S0083	128S0073		C2516	1.86 max alt to 1.9 max	128S0093	128S0092		ALL	Kemet is alt to Sanyo	128S0060	128S0094		ALL	Sanyo is alt to Panasonic	128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2	128S0081	128S0061		ALL	C2 package is alt to C3	<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0315</td><td>1</td><td>IC, ATI, M56P, GRPHSCTRL, 880BGA, LF</td><td>U8400</td><td>CRITICAL</td><td>M56_REV_B26_LP</td></tr> <tr><td>333S0354</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																													
PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																							
376S0448	376S0445		ALL	Vishay 2nd source																																																																																																																							
128S0083	128S0073		C2516	1.86 max alt to 1.9 max																																																																																																																							
128S0093	128S0092		ALL	Kemet is alt to Sanyo																																																																																																																							
128S0060	128S0094		ALL	Sanyo is alt to Panasonic																																																																																																																							
128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2																																																																																																																							
128S0081	128S0061		ALL	C2 package is alt to C3																																																																																																																							
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																						
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																						
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																						
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																						
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																						
<p>Module Parts</p> <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0315</td><td>1</td><td>IC, ATI, M56P, GRPHSCTRL, 880BGA, LF</td><td>U8400</td><td>CRITICAL</td><td>M56_REV_B26_LP</td></tr> <tr><td>333S0354</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX	<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0315</td><td>1</td><td>IC, ATI, M56P, GRPHSCTRL, 880BGA, LF</td><td>U8400</td><td>CRITICAL</td><td>M56_REV_B26_LP</td></tr> <tr><td>333S0354</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																												
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																						
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																						
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																						
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																						
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																						
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																						
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																						
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																						
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																						
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																						
<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>IS ALTERNATE FOR PART NUMBER</th> <th>BOM OPTION</th> <th>REF DES</th> <th>COMMENTS:</th> </tr> </thead> <tbody> <tr> <td>376S0448</td> <td>376S0445</td> <td></td> <td>ALL</td> <td>Vishay 2nd source</td> </tr> <tr> <td>128S0083</td> <td>128S0073</td> <td></td> <td>C2516</td> <td>1.86 max alt to 1.9 max</td> </tr> <tr> <td>128S0093</td> <td>128S0092</td> <td></td> <td>ALL</td> <td>Kemet is alt to Sanyo</td> </tr> <tr> <td>128S0060</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>Sanyo is alt to Panasonic</td> </tr> <tr> <td>128S0095</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>330uF, 2V, 6MOHM, D2</td> </tr> <tr> <td>128S0081</td> <td>128S0061</td> <td></td> <td>ALL</td> <td>C2 package is alt to C3</td> </tr> </tbody> </table>			PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	376S0448	376S0445		ALL	Vishay 2nd source	128S0083	128S0073		C2516	1.86 max alt to 1.9 max	128S0093	128S0092		ALL	Kemet is alt to Sanyo	128S0060	128S0094		ALL	Sanyo is alt to Panasonic	128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2	128S0081	128S0061		ALL	C2 package is alt to C3	<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0315</td><td>1</td><td>IC, ATI, M56P, GRPHSCTRL, 880BGA, LF</td><td>U8400</td><td>CRITICAL</td><td>M56_REV_B26_LP</td></tr> <tr><td>333S0354</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																													
PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																							
376S0448	376S0445		ALL	Vishay 2nd source																																																																																																																							
128S0083	128S0073		C2516	1.86 max alt to 1.9 max																																																																																																																							
128S0093	128S0092		ALL	Kemet is alt to Sanyo																																																																																																																							
128S0060	128S0094		ALL	Sanyo is alt to Panasonic																																																																																																																							
128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2																																																																																																																							
128S0081	128S0061		ALL	C2 package is alt to C3																																																																																																																							
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																						
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																						
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																						
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																						
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																						
<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>IS ALTERNATE FOR PART NUMBER</th> <th>BOM OPTION</th> <th>REF DES</th> <th>COMMENTS:</th> </tr> </thead> <tbody> <tr> <td>376S0448</td> <td>376S0445</td> <td></td> <td>ALL</td> <td>Vishay 2nd source</td> </tr> <tr> <td>128S0083</td> <td>128S0073</td> <td></td> <td>C2516</td> <td>1.86 max alt to 1.9 max</td> </tr> <tr> <td>128S0093</td> <td>128S0092</td> <td></td> <td>ALL</td> <td>Kemet is alt to Sanyo</td> </tr> <tr> <td>128S0060</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>Sanyo is alt to Panasonic</td> </tr> <tr> <td>128S0095</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>330uF, 2V, 6MOHM, D2</td> </tr> <tr> <td>128S0081</td> <td>128S0061</td> <td></td> <td>ALL</td> <td>C2 package is alt to C3</td> </tr> </tbody> </table>			PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	376S0448	376S0445		ALL	Vishay 2nd source	128S0083	128S0073		C2516	1.86 max alt to 1.9 max	128S0093	128S0092		ALL	Kemet is alt to Sanyo	128S0060	128S0094		ALL	Sanyo is alt to Panasonic	128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2	128S0081	128S0061		ALL	C2 package is alt to C3	<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0315</td><td>1</td><td>IC, ATI, M56P, GRPHSCTRL, 880BGA, LF</td><td>U8400</td><td>CRITICAL</td><td>M56_REV_B26_LP</td></tr> <tr><td>333S0354</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																													
PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																							
376S0448	376S0445		ALL	Vishay 2nd source																																																																																																																							
128S0083	128S0073		C2516	1.86 max alt to 1.9 max																																																																																																																							
128S0093	128S0092		ALL	Kemet is alt to Sanyo																																																																																																																							
128S0060	128S0094		ALL	Sanyo is alt to Panasonic																																																																																																																							
128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2																																																																																																																							
128S0081	128S0061		ALL	C2 package is alt to C3																																																																																																																							
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																						
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																						
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																						
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																						
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																						
<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>IS ALTERNATE FOR PART NUMBER</th> <th>BOM OPTION</th> <th>REF DES</th> <th>COMMENTS:</th> </tr> </thead> <tbody> <tr> <td>376S0448</td> <td>376S0445</td> <td></td> <td>ALL</td> <td>Vishay 2nd source</td> </tr> <tr> <td>128S0083</td> <td>128S0073</td> <td></td> <td>C2516</td> <td>1.86 max alt to 1.9 max</td> </tr> <tr> <td>128S0093</td> <td>128S0092</td> <td></td> <td>ALL</td> <td>Kemet is alt to Sanyo</td> </tr> <tr> <td>128S0060</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>Sanyo is alt to Panasonic</td> </tr> <tr> <td>128S0095</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>330uF, 2V, 6MOHM, D2</td> </tr> <tr> <td>128S0081</td> <td>128S0061</td> <td></td> <td>ALL</td> <td>C2 package is alt to C3</td> </tr> </tbody> </table>			PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	376S0448	376S0445		ALL	Vishay 2nd source	128S0083	128S0073		C2516	1.86 max alt to 1.9 max	128S0093	128S0092		ALL	Kemet is alt to Sanyo	128S0060	128S0094		ALL	Sanyo is alt to Panasonic	128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2	128S0081	128S0061		ALL	C2 package is alt to C3	<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0315</td><td>1</td><td>IC, ATI, M56P, GRPHSCTRL, 880BGA, LF</td><td>U8400</td><td>CRITICAL</td><td>M56_REV_B26_LP</td></tr> <tr><td>333S0354</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td><td>U8900, U8950, U9000, U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																													
PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																							
376S0448	376S0445		ALL	Vishay 2nd source																																																																																																																							
128S0083	128S0073		C2516	1.86 max alt to 1.9 max																																																																																																																							
128S0093	128S0092		ALL	Kemet is alt to Sanyo																																																																																																																							
128S0060	128S0094		ALL	Sanyo is alt to Panasonic																																																																																																																							
128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2																																																																																																																							
128S0081	128S0061		ALL	C2 package is alt to C3																																																																																																																							
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																						
338S0315	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																						
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																						
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																						
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																						
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																						
<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>IS ALTERNATE FOR PART NUMBER</th> <th>BOM OPTION</th> <th>REF DES</th> <th>COMMENTS:</th> </tr> </thead> <tbody> <tr> <td>376S0448</td> <td>376S0445</td> <td></td> <td>ALL</td> <td>Vishay 2nd source</td> </tr> <tr> <td>128S0083</td> <td>128S0073</td> <td></td> <td>C2516</td> <td>1.86 max alt to 1.9 max</td> </tr> <tr> <td>128S0093</td> <td>128S0092</td> <td></td> <td>ALL</td> <td>Kemet is alt to Sanyo</td> </tr> <tr> <td>128S0060</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>Sanyo is alt to Panasonic</td> </tr> <tr> <td>128S0095</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>330uF, 2V, 6MOHM, D2</td> </tr> <tr> <td>128S0081</td> <td>128S</td></tr></tbody></table>			PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	376S0448	376S0445		ALL	Vishay 2nd source	128S0083	128S0073		C2516	1.86 max alt to 1.9 max	128S0093	128S0092		ALL	Kemet is alt to Sanyo	128S0060	128S0094		ALL	Sanyo is alt to Panasonic	128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2	128S0081	128S																																																																																									
PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																							
376S0448	376S0445		ALL	Vishay 2nd source																																																																																																																							
128S0083	128S0073		C2516	1.86 max alt to 1.9 max																																																																																																																							
128S0093	128S0092		ALL	Kemet is alt to Sanyo																																																																																																																							
128S0060	128S0094		ALL	Sanyo is alt to Panasonic																																																																																																																							
128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2																																																																																																																							
128S0081	128S																																																																																																																										

# Functional Test Points

## Power Supply NO\_TESTs

NO_TEST	EXPOSED_VIA
TRUE	IMVP6_RBIAS
TRUE	P5VS5_RUNSS
TRUE	P1V5S0_RUNSS
TRUE	P2V5S3_MODE
TRUE	P2V5S3_SHDNRT
TRUE	P1V2S3_RT
TRUE	P1V2S3_RUNSS
TRUE	P1V8S3_COMP
TRUE	P1V8S3_FSET
TRUE	P3V3S5_COMP
TRUE	P3V3S5_FSET
TRUE	P1V05S0_COMP
TRUE	P1V05S0_FSET
TRUE	P3V42G3H_FB
TRUE	GPUVCORE_COMP
TRUE	GPUVCORE_FSET
TRUE	GPUBBP_ADJ

## CPU FSB NO\_TESTs

NO_TEST	EXPOSED_VIA
TRUE	FSB_A_L<31..3>
TRUE	FSB_ADS_L
TRUE	FSB_ADSTB_L<1..0>
TRUE	FSB_BNR_L
TRUE	FSB_BREQ0_L
TRUE	FSB_D_L<63..0>
TRUE	FSB_DBSY_L
TRUE	FSB_DINV_L<3..0>
TRUE	FSB_DRDY_L
TRUE	FSB_DSTBN_L<3..0>
TRUE	FSB_DSTBP_L<3..0>
TRUE	FSB_HIT_L
TRUE	FSB_HITM_L
TRUE	FSB_LOCK_L
TRUE	FSB_REQ_L<4..0>

EXPOSED\_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

## Misc EXPOSED\_VIA Nets

EXPOSED_VIA	
TRUE	DMI_N2S_P<1..0>
TRUE	DMI_N2S_N<1..0>
TRUE	SB_CLK100M_SATA_P
TRUE	SB_CLK100M_SATA_N

## Power Nets

FUNC_TEST	TP
TRUE	PP0V9_S0
TRUE	PP1V05_S0
TRUE	PP1V2_S0
TRUE	PP1V2_S3
TRUE	PP1V5_S0
TRUE	PP1V8_S0
TRUE	PP1V8_S3
TRUE	PP2V5_S0
TRUE	PP2V5_S3
TRUE	PP3V3_S0
TRUE	PP3V3_S3
TRUE	PP3V3_S5
TRUE	PP5V_S0
TRUE	PP5V_S5
TRUE	PPBUS_G3H
TRUE	GND

Request for at least 10 GND TPs

## Characterization TPs

FUNC_TEST	TP
TRUE	IMVP_VR_ON
TRUE	IMVP_DPRSLEVR
TRUE	PM_SLP_S3_L
TRUE	PM_SLP_S3BATT
TRUE	PM_SLP_S4_L
TRUE	PM_SLP_S5_L
TRUE	P1V5P1V05S0_PGOOD
TRUE	CPU_DPRSTP_L
TRUE	IMVP6_VID<6..0>
TRUE	FSB_CLK_CPU_N
TRUE	FSB_CLK_CPU_P
TRUE	PLT_RST_L
TRUE	PLT_RST_L
TRUE	PEG_RESET_L
TRUE	SMC_LRESET_L
TRUE	TPM_LRESET_L
TRUE	CPU_STPCLK_L
TRUE	FSB_CLK_NB_P
TRUE	FSB_CLK_NB_N
TRUE	CLK_NB_OE_L
TRUE	NB_CLK100M_GCLKIN_P
TRUE	NB_CLK100M_GCLKIN_N
TRUE	GND
TRUE	GND
TRUE	GND
TRUE	CPU_THERMTRIP_R
TRUE	TP_SB_SUS_CLK

## MAC-1 TPs

FUNC_TEST	TP
TRUE	CPU_PWRGD
TRUE	TP_CPU_CPUSLP_L
TRUE	PM_DPRSLEVR
TRUE	CPU_DPSLP_L
TRUE	PM_LAN_ENABLE
TRUE	PCI_RST_L
TRUE	PM_RSMRST_L
TRUE	PM_SB_PWROK
TRUE	SB_RTC_RST_L
TRUE	PM_STPCPU_L
TRUE	PM_STPPCI_L
TRUE	VR_PWRGD_CK410
TRUE	VR_PWRGD_GOOD_DELAY
TRUE	FSB_CPURST_L
TRUE	FSB_SLP_CPU_L
TRUE	FSB_DPWR_L
TRUE	NB_SB_SYNC_L
TRUE	PP2V5_S0_GPU_TPVD
TRUE	PP2V5_S0_GPU_TXVDDR
TRUE	PP2V5_S0_GPU_AVDD
TRUE	PP2V5_S0_GPU_A2VDD
TRUE	PP2V5_S0_GPU_LPVD
TRUE	PP2V5_S0_GPU_LVDDR
TRUE	PP3V3_S0
TRUE	PP3V3_S0_CK410_VDD48
TRUE	PP3V3_S0_CK410_VDD_PCI
TRUE	PP3V3_S0_CK410_VDD_REF
TRUE	PP3V3_S0_CK410_VDD_CPU_SRC
TRUE	PP3V3_S0_CK410_VDDA
TRUE	PP3V3_FWPHY
TRUE	PP3V3_FWPHY_AVDD
TRUE	PP3V3_FWPHY_PLLVDD
TRUE	PP1V95_FWPHY
TRUE	PP1V95_FWPHY_PLLVDD
TRUE	PP1V2_S3
TRUE	PP3V3_S3AC
TRUE	PP2V5_S3
TRUE	PP2V5_S3_ENET_AVDD

## Fan Connectors

FUNC_TEST	TP
TRUE	PP5V_S0
TRUE	FAN_LT_PWM
TRUE	FAN_LT_TACH
TRUE	FAN_RT_PWM
TRUE	FAN_RT_TACH

## LPC+ Debug Connector

FUNC_TEST	TP
TRUE	PP3V42_G3H
TRUE	PP5V_S0
TRUE	LPC_AD<0>
TRUE	LPC_AD<1>
TRUE	LPC_FRAME_L
TRUE	PM_CLKRUN_L
TRUE	BOOT_LPC_SPI_L
TRUE	SMC_TMS
TRUE	DEBUG_RST_L
TRUE	SMC_TRST_L
TRUE	SMC_TDO
TRUE	SMC_MDI
TRUE	SMC_TX_L
TRUE	FWH_INIT_L
TRUE	PCI_CLK_PORT80_LPC
TRUE	LPC_AD<2>
TRUE	LPC_AD<3>
TRUE	INT_SERIRO
TRUE	PM_SUS_STAT_L
TRUE	SMC_SDI
TRUE	SMC_TCK
TRUE	SMC_RST_L
TRUE	SMC_NMI
TRUE	SMC_RX_L
TRUE	SV_SET_UP

## Resistor Calibration

FUNC_TEST	TP
TRUE	PP5V_S0
TRUE	PP1V8_S3
TRUE	PP1V05_S0
TRUE	PPVCORE_S0_CPU
TRUE	PPVCORE_S0_GPU
TRUE	ISENSE_CAL_EN
TRUE	GND

Request for at least 2 GND TPs per resistor

## Camera Connector

FUNC_TEST	TP
TRUE	PP5V_S3
TRUE	USB2_CAMERA_N
TRUE	USB2_CAMERA_P
TRUE	SMBUS_SMC_0_S0_SDA
TRUE	SMBUS_SMC_0_S0_SCL

## Thermal Sensors

FUNC_TEST	TP
TRUE	HSTHMSNS_DX_P
TRUE	HSTHMSNS_DX_N
TRUE	RSFSTHMSNS_D_P
TRUE	RSFSTHMSNS_D_N

## SMC TPs

FUNC_TEST	TP
TRUE	PM_SYSRST_L
TRUE	SMC_ONOFF_L

## Battery Connector

FUNC_TEST	TP
TRUE	BATT_POS
TRUE	BATT_NEG
TRUE	SMC_BS_ALERT_L
TRUE	SMBUS_SMC_BSA_SCL
TRUE	SMBUS_SMC_BSA_SDA

## Left I/O Data Connector

FUNC_TEST	TP
TRUE	PP1V5_S0
TRUE	PPBUS_G3H
TRUE	PP3V42_G3H
TRUE	PP5V_S0_AUDIO
TRUE	GND_AUDIO
TRUE	ALS_GAIN
TRUE	LTALS_OUT
TRUE	ACZ_SDATAIN<0>
TRUE	ACZ_SDATAOUT
TRUE	ACZ_BITCLK
TRUE	ACZ_RST_L
TRUE	EXCARD_OC_L
TRUE	LTUSB_OC_L
TRUE	LT2USB_OC_L
TRUE	PM_SLP_S3_LS5V
TRUE	PM_SLP_S4_L
TRUE	SYS_ONEWIRE
TRUE	MINI_CLKREO_L
TRUE	SMC_EXCARD_CP
TRUE	EXCARD_CLKREO_L
TRUE	SMC_EXCARD_PWR_EN
TRUE	LIO_PLT_RESET_L
TRUE	ACZ_SYNC
TRUE	USB2_LT_N
TRUE	USB2_LT_P
TRUE	USB2_EXCARD_N
TRUE	USB2_EXCARD_P
TRUE	PCIE_EXCARD_R2D_C_N
TRUE	PCIE_EXCARD_R2D_C_P
TRUE	PCIE_EXCARD_D2R_P
TRUE	PCIE_CLK100M_EXCARD_P
TRUE	PCIE_CLK100M_EXCARD_N
TRUE	USB2_LT2_N
TRUE	USB2_LT2_P
TRUE	PCIE_MINI_R2D_C_N
TRUE	PCIE_MINI_R2D_C_P
TRUE	PCIE_MINI_D2R_N
TRUE	PCIE_MINI_D2R_P
TRUE	PCIE_CLK100M_MINI_P
TRUE	PCIE_CLK100M_MINI_N
TRUE	SMBUS_SB_SCL
TRUE	SMBUS_SB_SDA
TRUE	PCIE_WAKE_L
TRUE	SMC_BC_ACOK

## Left I/O Power Connector

FUNC_TEST	TP
TRUE	PP18V5_DCIN
TRUE	PP5V_S5
TRUE	PP5V_S0_AUDIO_PWR
TRUE	GND_AUDIO_PWR
TRUE	GND

Request for at least 10 GND test points

## Functional / ICT Test

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	5	86	



7.4 NC CPU A32 L == NC CPU A32 L 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU A33 L == NC CPU A33 L 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU A34 L == NC CPU A34 L 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU A35 L == NC CPU A35 L 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU A36 L == NC CPU A36 L 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU A37 L == NC CPU A37 L 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU A38 L == NC CPU A38 L 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU A39 L == NC CPU A39 L 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU APM0 L == NC CPU APM0 L 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU APM1 L == NC CPU APM1 L 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU EXTREF == NC CPU EXTREF 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU HFPLL == NC CPU HFPLL 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU SPARE0 == NC CPU SPARE0 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU SPARE1 == NC CPU SPARE1 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU SPARE2 == NC CPU SPARE2 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

7.4 NC CPU SPARE4 == NC CPU SPARE4 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

2.8 NC MEM A A<15..14> == MEM A A<15..14> 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

2.9 NC MEM B A<15..14> == MEM B A<15..14> 4.7  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

TP NB CFG<4..3> == NB CFG<4..3> 14  
 MAKE\_BASE=TRUE

TP NB CFG<6> == NB CFG<6> 14  
 MAKE\_BASE=TRUE

TP NB CFG<8> == NB CFG<8> 14  
 MAKE\_BASE=TRUE

TP NB CFG<11..10> == NB CFG<11..10> 14  
 MAKE\_BASE=TRUE


TP NB CFG<15..14> == NB CFG<15..14> 14  
 MAKE\_BASE=TRUE

TP NB CFG<17> == NB CFG<17> 14  
 MAKE\_BASE=TRUE

NOTE: NB\_CFG<13..12> require test access

TP NB CFG<13..12> == NB CFG<13..12> 14  
 MAKE\_BASE=TRUE

2.3 SB SUS CLK == TP SB SUS CLK 5.6 23  
 MAKE\_BASE=TRUE



USB Port "A" (Debug Port) = Right USB 2.0 Port

46 22 6 USB2\_RT\_P == USB2\_RT\_P == USB2\_RT\_P 6 22 46  
 MAKE\_BASE=TRUE

46 22 6 USB2\_RT\_N == USB2\_RT\_N == USB2\_RT\_N 6 22 46  
 MAKE\_BASE=TRUE

46 22 6 RTUSB\_OC\_L == RTUSB\_OC\_L == RTUSB\_OC\_L 6 22 46  
 MAKE\_BASE=TRUE

USB Port "B" = Trackpad (Geyser)

45 22 6 USB\_TRACKPAD\_P == USB\_TRACKPAD\_P == USB\_TRACKPAD\_P 6 22 45  
 MAKE\_BASE=TRUE

45 22 6 USB\_TRACKPAD\_N == USB\_TRACKPAD\_N == USB\_TRACKPAD\_N 6 22 45  
 MAKE\_BASE=TRUE

2.2 UNUSED\_USB\_B\_OC\_L == UNUSED\_USB\_B\_OC\_L 6 22  
 MAKE\_BASE=TRUE

USB Port "C" = Left USB 2.0 Port

47 22 6 USB2\_LT\_P == USB2\_LT\_P == USB2\_LT\_P 5 6 22 47  
 MAKE\_BASE=TRUE

47 22 6 USB2\_LT\_N == USB2\_LT\_N == USB2\_LT\_N 5 6 22 47  
 MAKE\_BASE=TRUE

47 22 6 LTUSB\_OC\_L == LTUSB\_OC\_L 5 6 22 47  
 MAKE\_BASE=TRUE

USB Port "D" = Camera

45 22 6 USB2\_CAMERA\_P == USB2\_CAMERA\_P == USB2\_CAMERA\_P 5 6 22 45  
 MAKE\_BASE=TRUE

45 22 6 USB2\_CAMERA\_N == USB2\_CAMERA\_N == USB2\_CAMERA\_N 5 6 22 45  
 MAKE\_BASE=TRUE

2.2 UNUSED\_USB\_D\_OC\_L == UNUSED\_USB\_D\_OC\_L 6 22  
 MAKE\_BASE=TRUE

USB Port "E" = ExpressCard

47 22 6 USB2\_EXCARD\_P == USB2\_EXCARD\_P == USB2\_EXCARD\_P 5 6 22 47  
 MAKE\_BASE=TRUE

47 22 6 USB2\_EXCARD\_N == USB2\_EXCARD\_N == USB2\_EXCARD\_N 5 6 22 47  
 MAKE\_BASE=TRUE

51 47 22 6 EXCARD\_OC\_L == EXCARD\_OC\_L 5 6 22 47 51  
 MAKE\_BASE=TRUE

USB Port "F" = IR Receiver

80 22 6 USB\_IR\_P == USB\_IR\_P == USB\_IR\_P 6 22 80  
 MAKE\_BASE=TRUE

80 22 6 USB\_IR\_N == USB\_IR\_N == USB\_IR\_N 6 22 80  
 MAKE\_BASE=TRUE

USB Port "G" = Bluetooth (M13P)

80 22 6 USB\_BT\_P == USB\_BT\_P == USB\_BT\_P 6 22 80  
 MAKE\_BASE=TRUE

80 22 6 USB\_BT\_N == USB\_BT\_N == USB\_BT\_N 6 22 80  
 MAKE\_BASE=TRUE


USB Port "H" = 2nd Left USB 2.0 Port

47 22 6 USB2\_LT2\_P == USB2\_LT2\_P == USB2\_LT2\_P 5 6 22 47  
 MAKE\_BASE=TRUE


47 22 6 USB2\_LT2\_N == USB2\_LT2\_N == USB2\_LT2\_N 5 6 22 47  
 MAKE\_BASE=TRUE

47 22 6 LT2USB\_OC\_L == LT2USB\_OC\_L 5 6 22 47  
 MAKE\_BASE=TRUE


Digital connection to be made at the heatsink or lower left frame screw as appropriate




Chassis connection to be made at the fan cutout near the right ALS




Chassis connection to be made at the mounting hole northwest of the DVI connector





Chassis connection to be made on FW shell




Chassis connection to be made at the mounting hole southwest of the USB connector



Chassis connection to be made at the mounting hole east of the LVDS connector




Ethernet Powr Management Support



NOTE: BOM options "USB\_G\_OC\_PU" and "ENET\_LOM\_DISABLE" are mutually-exclusive.

NOTE: Software not expected to implement this feature

FireWire Aliases



Signal Aliases

SYNC\_MASTER=(M1\_MLB) SYNC\_DATE=(11/11/2005)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	86
NONE	6		



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM#50  
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM  
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

LAYOUT NOTE:  
 COMP0,2 CONNECT WITH ZO=27.4OHM, MAKE  
 TRACE LENGTH SHORTER THAN 0.5".  
 COMP1,3 CONNECT WITH ZO=55OHM, MAKE  
 TRACE LENGTH SHORTER THAN 0.5".


**CPU 1 OF 2-FSB**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHEET 7 OF 86		




**CPU 2 OF 2-PWR/GND**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	8	OF	86




CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID  
Will probably be removed before production




CPU Decoupling & VID

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 9 OF 86		
NONE			



**CPU MISC1-TEMP SENSOR**

SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHT 10	OF 86

D

D

C

C


B

B

A

A

# CPU ITP700FLEX DEBUG SUPPORT




**CPU ITP700FLEX DEBUG**  
 SYNC\_MASTER=MSYNCBDATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	11 OF 86



NB CPU Interface  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 12 OF 86		
NONE			

LVDS Disable

Can leave all signals NC if LVDS is not implemented Tie VCC\_TXLVDS and VCCA\_LVDS to GND. If SDVO is used VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC


Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx\_OUT, IRTNx, and IREF to 1.5V power rail. Tie VCCD\_TVDAC, VCCD\_QTVDAC, VCCA\_TVDACx, and VCCA\_TVBG to 1.5V power rail. Tie VSSA\_TVBG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie HSYNC and VSYNC to GND. Tie VCCA\_CRTDAC to VCC Core rail, and tie VSSA\_CRTDAC and VCC\_SYNC to GND.



PPIV5\_S0 5, 6, 8, 13, 16, 17, 19, 24, 25, 47, 61

R1310 24.9 14 1/16W MF-LF 2402

SDVO Alternate Function

SDVO\_TVCLKIN#
SDVO\_INT#
SDVO\_FLDSTALL#

SDVO\_TVCLKIN
SDVO\_INT
SDVO\_FLDSTALL

SDVOB\_RED#
SDVOB\_GREEN#
SDVOB\_BLUE#
SDVOB\_CLKN
SDVOC\_RED#
SDVOC\_GREEN#
SDVOC\_BLUE#
SDVOC\_CLKN


SDVOB\_RED
SDVOB\_GREEN
SDVOB\_BLUE
SDVOB\_CLKP
SDVOC\_RED
SDVOC\_GREEN
SDVOC\_BLUE
SDVOC\_CLKP


NB PEG / Video Interfaces
SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SCALE, DRAWING NUMBER, SHT, OF, REV. Values: NONE, 051-7023, 13, OF 86, B






**NB Misc Interfaces**

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	14 OF 86



**NB DDR2 Interfaces**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	15	86	




**NB Power 1**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHT 16	OF 86





**NB Power 2**

SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHEET <b>17</b> OF <b>86</b>	



**NB Grounds**  
 SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHIT 18	OF 86








**Power Interface**

These are the power signals that leave the NB "block"

Rail Totals:

2310mA Max?	PPIV05_S0	1500mA Max
10mA Max?	PPIV05_S0	10mA Max?
800mA Max	PPIV05_S0	800mA Max
?	PPIV05_S0	?mA Max
3674mA Max	PPIV5_S0	?mA Max
1500mA Max	PPIV5_S0	>1500mA Max
?	PPIV5_S0	?mA Max
100mA Max	PPIV5_S0	100mA Max
24mA Max	PPIV5_S0	24mA Max
150mA Max	PPIV5_S0	150mA Max
1900mA Max	PPIV5_S0	1900mA Max
3200mA Max	PPIV8_S3	3200mA Max
70mA Max	GND	70mA Max
60mA Max	GND	60mA Max
2mA Max	PP2V5_S0	2mA Max
?	PP3V3_S0	?mA Max
40mA Max?	PP3V3_S0	40mA Max



**NB (GM) Decoupling**

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	19	OF	86



NB\_CFG<3> RESERVED

Internal pull-ups  
 NB\_CFG<13:12> 00 = Partial Clock Gating Disable  
 01 = XOR Mode Enabled  
 10 = All-Z Mode Enabled  
 11 = Normal Operation

NB\_CFG<4> RESERVED

NB\_CFG<14> RESERVED

<sup>14</sup> NB\_CFG<5> Internal pull-up  
 NB\_CFG<5> High = DMIx4  
 DMI x2 Select Low = DMIx2  
 NBCFG\_DMI\_X2  
<sup>1</sup>R2075 2.2K  
 5V  
 1/16W MF-LP  
 2 402  
 PROBABLY NOT NEEDED

NB\_CFG<15> RESERVED

NB\_CFG<6> RESERVED

<sup>14</sup> NB\_CFG<16> Internal pull-up  
 NB\_CFG<16> High = Enabled  
 FSB Dynamic ODT Low = Disabled  
 NBCFG\_DYN\_ODT\_DISABLE  
<sup>1</sup>R2085 2.2K  
 5V  
 1/16W MF-LP  
 2 402

<sup>14</sup> NB\_CFG<7> Internal pull-up  
 NB\_CFG<7> High = Mobile CPU  
 CPU Strap Low = RESERVED  
 NO STUFF  
<sup>1</sup>R2077 2.2K  
 5V  
 1/16W MF-LP  
 2 402

NB\_CFG<17> RESERVED

NB\_CFG<8> RESERVED

NB\_CFG<18> High = 1.5V  
 VCC Select Low = 1.05V  
 Internal pull-down  
 PP3V3\_S0  
 NBCFG\_VCC\_1V5  
<sup>1</sup>R2058 2.2K  
 5V  
 1/16W MF-LP  
 2 402

<sup>14</sup> NB\_CFG<9> Internal pull-up  
 NB\_CFG<9> High = Normal  
 PCIe Graphics Lane Reversal Low = Reversed  
 NBCFG\_PEG\_REVERSE  
<sup>1</sup>R2079 2.2K  
 5V  
 1/16W MF-LP  
 2 402

NB\_CFG<19> High = Reversed  
 DMI Lane Reversal Low = Normal  
 Internal pull-down  
 PP3V3\_S0  
 NBCFG\_DMI\_REVERSE  
<sup>1</sup>R2059 2.2K  
 5V  
 1/16W MF-LP  
 2 402


NB\_CFG<10> RESERVED

945 External Design Spec says reserved  
 NB\_CFG<20> High = Both active  
 PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1  
 Internal pull-down  
 PP3V3\_S0  
 NBCFG\_SDVO\_AND\_PCIE  
<sup>1</sup>R2060 2.2K  
 5V  
 1/16W MF-LP  
 2 402  
 PROBABLY NOT NEEDED

NB\_CFG<11> RESERVED

**NB Config Straps**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.  
 SCALE NONE SHEET 20 OF 86  
 SIZE D DRAWING NUMBER 051-7023 REV. B



NOTE:  
POR IS SMC WILL PUT LAN INT'F  
INTO RESET STATE TO SAVE PWR.  
INTEL CONFIRMS OK TO LEAVE PINS


NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_SDIN[0:2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND INTERNAL 20K PD ENABLED WHEN LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT		OF
NONE	21		86




SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SHT 22	OF 86	



APPLE COMPUTER INC.



NOTE: GNT4# HAS INT PU; ENABLED ONLY WHEN PCIRST# = 0 AND PWROK = H  
 GNT5# HAS INT PU (NOMINAL = 20K, SIMULATION = 15K-35K)  
 NOTE: R2210 WAS PD ON PIN A14 = FWH\_TBL\_L


BOM NOTE FOR PD ON PCI\_GNT3\_L:  
 NO STUFF - DEFAULT  
 STUFF - A16 SWAP OVERRIDE  
 (STRAPPED TO TOP-BLOCK SWAP MODE  
 TO TARGETING FWH BIOS SPACE)


NOTE: INT# 1-31# HAVE INT 20K PU  
 ENABLED ONLY WHEN PCIRST# = 0  
 AND PWROK = H

LAYOUT NOTE:  
 PLACE R2203 < 1/2 IN FROM SB

LAYOUT NOTE:  
 PLACE R2204 < 1/2 IN FROM SB

NOTE: USBP[0-7] P/N HAVE INTERNAL 15K PD





NOTE FOR VCCLAN\_3\_3:  
S3 IF INTERNAL LAN IS USED  
S0 OR S3 IF NOT

NOTE:  
VCCHDA AND VCCSUSHDA CAN BE 1.5V OR 3.3V  
DEPENDING ON VIO OF AZALIA INTERFACE  
CODEC IC'S CONSIDERED SO FAR ARE 3.3V


VOLTAGE GENERATED INTERNALLY  
SO NO CONNECT HERE

VOLTAGE GENERATED INTERNALLY  
SO NO CONNECT HERE

**SB: 4 OF 4**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	24	86	






**SB: 4 OF 4**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHEET 25 OF 86	

### RTC Battery Connector





518S0226

NOTE: R2607 and D2600 form the double-fault protection for RTC battery.



### SB RTC Crystal Circuit




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.


Silk: "SYS RST"

### Platform Reset Connections


Unbuffered



Initial resistor values are based on CRB, but may change after characterization.




1G00 used as small & cheap inverter




**SB Misc**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	26	86	




### ICH7-M SMBus Connections




### SMC "0" SMBus Connections




### SMC "A" SMBus Connections




### SMC "B" SMBus Connections



### SMC "Battery A" SMBus Connections



### SMC "Battery B" SMBus Connections



### M9 SMBus Connections

SYNC\_MASTER=M1\_MLB SYNC\_DATE=01/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHEET 27	OF 86

# Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL  
 - =I2C\_SODIMMA\_SDA


BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.

"Lower" (surface-mount) slot



## DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	28	86	

# Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMB\_SCL  
 - =I2C\_SODIMMB\_SDA


BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.

"Upper" (thru-hole) slot



## DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	29	86	

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors  
Ensure CS\_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination

SYNC\_MASTER=(M1\_MLB) SYNC\_DATE=(11/07/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT		OF
NONE	30		86

8

7

6

5

4

3

2

1

# Page Notes


Power aliases required by this page:

- =PP5V\_S0\_MEMVTT
- =PP1V8\_S0\_MEMVTT
- =PP0V9\_S0\_MEMVTT\_LDO

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)


## DDR2 Vtt Regulator



If power inputs are not S0,  
MEMVTT\_EN can be used to  
disable MEMVTT in sleep.  
Okay to turn off 5V and  
leave 1.8V powered in S3.

**Memory Vtt Supply**  
 SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	31	86	



**DDR2 Vref**

SYNC\_MASTER=M1\_MLB      SYNC\_DATE=12/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHT 32	OF 86







NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
0	0	0	1	133M
0	1	0	0	166M
0	1	1	0	200M
1	0	0	0	100M
1	0	1	0	333M
1	1	0	0	400M
1	1	1	1	RESERVED

# NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

**Clock Termination**

SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7023	B
SCALE		SHT	OF
NONE		34	86

8

7

6

5

4

3


2

1

D

D


### TPM Crystal Circuit



C

C

### SMC G3Hot Oscillator



B

B

A

A

**Mobile Clocking**

SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHT 35	OF 86

8

7

6

5





4

3

2


1

# IDE (ODD) Connector



**PATA Connector**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	36	86	



**FireWire Link (TSB83AA22)**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	37	86	



**FireWire PHY (TSB83AA22)**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHEET 38	OF 86



**ETHERNET CONTROLLER**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


### Page Notes

Power aliases required by this page:  
 - =PP2V5\_ENET  
 - =GND\_CHASSIS\_ENET

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Transformers should be mirrored on opposite sides of the board



**Ethernet Connector**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	40	86	



# Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR\_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	3.3V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

When ENETPWR\_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

## Yukon Power Control

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	41	86	



165MA MAX LOAD

$$V_{out} = 1.22V * (1 + R_a/R_b) + (I_{adj} * R_a)$$

$$I_{adj} = 30nA @ 25 \text{ deg C}$$

**FW PHY Power Supply**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	42	86	


# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S0\_FWPWRSW (system supply for bus power)  
 - =PP3V3\_S0\_FWPORTPWRSW

Signal aliases required by this page:  
 - =FWPWR\_PWRON (see related text note below)


BOM options provided by this page:  
 (NONE)

## Port Power Switch




Enables port power when machine is running or on AC.

## FireWire Port Current Sense




## Current Limit/Active Late-VG Protection

### Late-VG Event Detection



FWLATEVG\_3V\_REF:  
 2.95V when port power is on  
 2.81V when port power is off



Current Limits  
 0.020 ohm => 2.4A  
 0.025 ohm => 2A  
 0.030 ohm => 1.66A (Ideal)  
 0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

### FireWire Port Power

SYNC\_MASTER=(M1\_MLB) SYNC\_DATE=(11/03/2005)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 43 OF 86		
NONE			

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
	FW	FW_110D
PHY	FW	FW_110D
	FW	FW_110D
PAGE	FW	FW_110D
	FW	FW_110D

## Page Notes

Power aliases required by this page:  
 - =PPFW\_PORT1  
 - =PP3V3\_S5\_FWLATEVG  
 - =GND\_CHASSIS\_FW\_PORT1

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)


BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

## Termination

Place close to FireWire PHY




## Late-VG Protection Power




## Cable Power

### "Snapback" & "Late VG" Protection



## Cable Power

### "Snapback" & "Late VG" Protection



## FireWire Ports


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	44 OF 86



Top-Case Connector LIO Temp Sensor Connector


Camera Connector

Internal USB Connections  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 45 OF 86		
NONE			

### Port Power Switch



### Right USB Port




Place L5200, L5205 and L5206 across moat

**External USB Connector**  
 SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	46	86	


# Left I/O Board Connector



Left I/O Board Connector  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT		OF
NONE	47		86



**Current & Thermal Sensors**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	48	86	



8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2


1

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



**PCI-E Connections**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	49	86	

UNUSED PINS HAVE THE FORMAT  
 THEY ARE WHERE BY SOFTWARE THEY  
 CAN BE LEFT NO CONNECTED.



**SMC**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHT 50	OF 86

### SMC Reset Button / Brownout Detect




Silk: "SMC\_RST"

### SMC Crystal Circuit




### Debug Power Button

Silk: "PWR\_BTN"




### SMC AVREF Supply



### SMC PWRGD Circuit


Reports when 5V S5 and 3.3V S5 are in regulation




5V Comp threshold set to 4.480V (89.6%)

RSMRST\_PWRGD  
ISL6269 undervoltage threshold 81-87% (2.67 - 2.87V)  
NOTE: R5965 acts as 10K pull-up for PGOOD signal


### SMC 1.05V to 3.3V Level Shifting



### SMC 3.3V to 1.05V Level Shifting




### System (Sleep) LED Circuit



### SMC PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



5V Comp threshold set to 4.480V (89.6%)

RSMRST\_PWRGD  
ISL6269 undervoltage threshold 81-87% (2.67 - 2.87V)  
NOTE: R5965 acts as 10K pull-up for PGOOD signal


FWH_INIT L	=	FWH_INIT L	5 21 50 51 52
SMC_P1V05S0_ISENSE	=	SMC_P1V05S0_ISENSE	53 55 52 51
SMC_P1V8S3_ISENSE	=	SMC_P1V8S3_ISENSE	50 51 54
PM_EXTTTS L	=	PM_EXTTTS L	14 28 29 50 51
TP_SMC_SYS_LED	=	TP_SMC_SYS_LED	50 51
TP_SMC_ANALOG_ID	=	TP_SMC_ANALOG_ID	50 51
TP_SMC_BATT_VSET	=	TP_SMC_BATT_VSET	50 51
TP_SMC_SYS_VSET	=	TP_SMC_SYS_VSET	50 51
TP_SMC_FAN_2_CTL	=	TP_SMC_FAN_2_CTL	50 51
TP_SMC_FAN_2_TACH	=	TP_SMC_FAN_2_TACH	50 51
TP_SMC_FAN_3_CTL	=	TP_SMC_FAN_3_CTL	50 51
TP_SMC_FAN_3_TACH	=	TP_SMC_FAN_3_TACH	50 51
TP_SMC_XDP_TCK	=	TP_SMC_XDP_TCK	50 51
TP_SMC_XDP_TDO_L	=	TP_SMC_XDP_TDO_L	51
TP_SMC_XDP_TMS	=	TP_SMC_XDP_TMS	50 51
TP_SMC_XDP_TRST_L	=	TP_SMC_XDP_TRST_L	50 51
TP_SMC_P20	=	TP_SMC_P20	50 51
TP_SMC_P21	=	TP_SMC_P21	50 51
TP_SMC_P22	=	TP_SMC_P22	50 51
TP_SMC_P23	=	TP_SMC_P23	50 51
TP_SMC_P26	=	TP_SMC_P26	50 51
TP_SMC_P27	=	TP_SMC_P27	50 51
TP_SMC_PFO	=	TP_SMC_PFO	50 51
TP_SMC_PFI	=	TP_SMC_PFI	50 51

SMC_TPM_GPIO1	R5990	TPM_GPIO1	59
SMC_TPM_GPIO2	R5991	TPM_GPIO2	59
SMC_TPM_PP	R5995	TPM_PP	59
SC_RX_L	R5992	SMC_RX_L	50 51 52
SC_TX_L	R5993	SMC_TX_L	50 51 52
SMC_EXCARD_OC_L	R5994	EXCARD_OC_L	5 6 22 47

SMS_INT_L	R5930	10K	1	2	5%	1/16W	MF-LF	402
SMC_TPM_RESET_L	R5931	10K	1	2	5%	1/16W	MF-LF	402
SMC_ONOFF_L	R5932	10K	1	2	5%	1/16W	MF-LF	402
SMC_LID	R5933	100K	1	2	5%	1/16W	MF-LF	402
SMC_FWE	R5934	10K	1	2	5%	1/16W	MF-LF	402
SMC_TX_L	R5935	10K	1	2	5%	1/16W	MF-LF	402
SMC_RX_L	R5936	100K	1	2	5%	1/16W	MF-LF	402
ONEWIRE_PU	R5937	2.0K	1	2	5%	1/16W	MF-LF	402
SMC_BS_ALERT_L	R5938	100K	1	2	5%	1/16W	MF-LF	402
SMC_TMS	R5939	10K	1	2	5%	1/16W	MF-LF	402
SMC_TDO	R5940	10K	1	2	5%	1/16W	MF-LF	402
SMC_TDI	R5941	10K	1	2	5%	1/16W	MF-LF	402
SMC_TCK	R5942	10K	1	2	5%	1/16W	MF-LF	402
SMC_CPU_RESET_3_3_L	R5980	10K	1	2	5%	1/16W	MF-LF	402
SMC_XDP_TCK_3_3	R5981	10K	1	2	5%	1/16W	MF-LF	402
SMC_XDP_TDO_3_3	R5982	10K	1	2	5%	1/16W	MF-LF	402
SMC_BATT_TRICKLE_EN_L	R5943	10K	1	2	5%	1/16W	MF-LF	402
SMC_BATT_CHG_EN	R5944	10K	1	2	5%	1/16W	MF-LF	402
SMC_ADAPTER_EN	R5945	10K	1	2	5%	1/16W	MF-LF	402
SMC_CASE_OPEN	R5946	10K	1	2	5%	1/16W	MF-LF	402
SMC_BC_ACOK	R5947	470K	1	2	5%	1/16W	MF-LF	402
SMC_EXCARD_CP	R5948	10K	1	2	5%	1/16W	MF-LF	402
PM_SUS_STAT_L	R5983	100K	1	2	5%	1/16W	MF-LF	402
PM_SLP_S5_L	R5984	100K	1	2	5%	1/16W	MF-LF	402

**SMC Support**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	51	86	



LPC+ Debug Connector

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHEET 52	OF 86

# GPU / Heat Pipe Thermal Sensor




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,0,1/16W,0402	C6120		HSTHMSNS_NOT

# Right-Side/Fin Stack Thermal Sensor



# CPU Back-Up Thermal Diode



**Thermal Sensors**

SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHEET 53 OF 86	


### CPU Voltage Sense / Filter




### GPU Voltage Sense / Filter




### PBUS Voltage Sense Enable & Filter




### FireWire Current Sense Filter




### DCIN Current Sense Filter




### Battery Current Sense Filter




### CPU Current Sense Filter




### GPU Current Sense Filter



### 1.8V S3 (Memory) Current Sense Filter




### 1.05V S0 (NB) Current Sense Filter



## Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



### Current & Voltage Sensing

SYNC\_MASTER=M1\_MLB SYNC\_DATE=01/05/2006

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	54 OF 86



R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)

R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M


R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

SPI BOOTROM  
 SYNC\_MASTER=MSYNC DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	55	86	


### Left ALS Filter



### Right ALS Circuit



### Keyboard LED Driver



**ALS Support**

SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	56	86	





**Fan Connectors**

SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHT 57	OF 86

8 7 6 5 4 3 2 1

D

D

C

C


B

B

A



A

8 7 6 5 4 3 2 1



Desired orientation when placed on board top-side:

Desired orientation when placed on board bottom-side:




M1 placement: Bottom-side

Sudden Motion Sensor (SMS)  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	58	86	



LAYOUT NOTE:  
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:  
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:  
SINCE CURRENT OF VSB IS NOT YET ON SPEC,  
1/8W (R6704/R6705) IS USED FOR NOW

**TPM**


SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	59	86	



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM


$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$   
 $V_{offset} = (V_{drp\_offset} * K_{groop}) + V_{amp\_offset}$   
 $Gain = R_c / (R_a + R_b)$   
 $V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- \sim 1\text{A offset})$   
 $V_{out @ 36\text{A}} = 2.44\text{V} - 2.60\text{V}$

**IMVP6 CPU VCore Regulator**

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/08/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	60	86	




Vout = 4.98V  
8A max output  
(L7620 limit)

Vout = 1.49V  
8A max output  
(L7660 & Q7661 limit)


$$Vout = 0.8V * (1 + Ra / Rb)$$

Connect to RUNSS pins to control outputs.  
If unconnected, powers up with VIN.  
NOTE: Be aware of pull-ups to VIN on these signals.


### 5V S3 FET



### 5V S0 FET



### 5V S0 FET



### 5V / 1.5V Power Supply


SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	61	86	


## 2.5V S3 Regulator




## 2.5V S0 FET



## 1.2V S3 Regulator



## 1.2V S0 FET



### 2.5V & 1.2V Regulators

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	62 OF 86



### 1.8V S3 Current Sense

Placement Note:  
Keep C7890, R7890,  
R7894 and R7897  
close to inductor



Vout = 1.83V  
17A max output  
(Q7820 limit)

$$V_{out} = 0.6V * (1 + R_a / R_b)$$

### 1.8V S0 FET

**1.8V Supply**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHEET 63	OF 86




**3.3V / 1.05V Power Supplies**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	64	86	




# Power Control Signals



# 3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



# 1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




# Unused PGOOD Signals

TP_P5V_P1V5_PG0OD	=	TP_P5V_P1V5_PG0OD
TP_P1V8S3_PG0OD	=	TP_P1V8S3_PG0OD

# Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



# 3.3V G3Hot Supply & Power Control

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	65	86	



**Power Aliases**

SYNC\_MASTER=M1\_MLB SYNC\_DATE=12/19/2005


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHEET 66	OF 86

PLACEMENT\_NOTE=Place on top-side of board


# DC-In Connector



# Inrush Limiter



# Battery Connector



DC-In & Battery Connectors

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	67	86	

# PBUS SUPPLY


CRITICAL  
Q8300  
SI4405DY-E3  
SO-8

# BATTERY CHARGER

CRITICAL  
Q8320  
SI4405DY-E3  
SO-8

CRITICAL  
Q8321  
SI4405DY-E3  
SO-8

CRITICAL  
F8302  
8AMP-24V




10A max, limited by L8300, Q8301

PBus Supply & Batt. Charger  
SYNC\_MASTER=M1\_LIO SYNC\_DATE=12/19/2005

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	68	OF	86



Signal	Component	Value	Pin	Component	Value	Pin	Signal	Component	Value	Pin
PEG R2D C P<0>	C8420	0.1uF	1	PEG R2D P<0>	AW31	PCIE_RX0P	PEG D2R C P<0>	C8455	0.1uF	1
PEG R2D C N<0>	C8421	0.1uF	1	PEG R2D N<0>	AH31	PCIE_RX0N	PEG D2R C N<0>	C8456	0.1uF	1
PEG R2D C P<1>	C8422	0.1uF	1	PEG R2D P<1>	AH30	PCIE_RX1P	PEG D2R C P<1>	C8457	0.1uF	1
PEG R2D C N<1>	C8423	0.1uF	1	PEG R2D N<1>	AG30	PCIE_RX1N	PEG D2R C N<1>	C8458	0.1uF	1
PEG R2D C P<2>	C8424	0.1uF	1	PEG R2D P<2>	AG32	PCIE_RX2P	PEG D2R C P<2>	C8459	0.1uF	1
PEG R2D C N<2>	C8425	0.1uF	1	PEG R2D N<2>	AF32	PCIE_RX2N	PEG D2R C N<2>	C8460	0.1uF	1
PEG R2D C P<3>	C8426	0.1uF	1	PEG R2D P<3>	AF31	PCIE_RX3P	PEG D2R C P<3>	C8461	0.1uF	1
PEG R2D C N<3>	C8427	0.1uF	1	PEG R2D N<3>	AE31	PCIE_RX3N	PEG D2R C N<3>	C8462	0.1uF	1
PEG R2D C P<4>	C8428	0.1uF	1	PEG R2D P<4>	AE30	PCIE_RX4P	PEG D2R C P<4>	C8463	0.1uF	1
PEG R2D C N<4>	C8429	0.1uF	1	PEG R2D N<4>	AD30	PCIE_RX4N	PEG D2R C N<4>	C8464	0.1uF	1
PEG R2D C P<5>	C8430	0.1uF	1	PEG R2D P<5>	AD32	PCIE_RX5P	PEG D2R C P<5>	C8465	0.1uF	1
PEG R2D C N<5>	C8431	0.1uF	1	PEG R2D N<5>	AC32	PCIE_RX5N	PEG D2R C N<5>	C8466	0.1uF	1
PEG R2D C P<6>	C8432	0.1uF	1	PEG R2D P<6>	AC31	PCIE_RX6P	PEG D2R C P<6>	C8467	0.1uF	1
PEG R2D C N<6>	C8433	0.1uF	1	PEG R2D N<6>	AB31	PCIE_RX6N	PEG D2R C N<6>	C8468	0.1uF	1
PEG R2D C P<7>	C8434	0.1uF	1	PEG R2D P<7>	AB30	PCIE_RX7P	PEG D2R C P<7>	C8469	0.1uF	1
PEG R2D C N<7>	C8435	0.1uF	1	PEG R2D N<7>	AA30	PCIE_RX7N	PEG D2R C N<7>	C8470	0.1uF	1
PEG R2D C P<8>	C8436	0.1uF	1	PEG R2D P<8>	AA32	PCIE_RX8P	PEG D2R C P<8>	C8471	0.1uF	1
PEG R2D C N<8>	C8437	0.1uF	1	PEG R2D N<8>	Y32	PCIE_RX8N	PEG D2R C N<8>	C8472	0.1uF	1
PEG R2D C P<9>	C8438	0.1uF	1	PEG R2D P<9>	Y31	PCIE_RX9P	PEG D2R C P<9>	C8473	0.1uF	1
PEG R2D C N<9>	C8439	0.1uF	1	PEG R2D N<9>	W31	PCIE_RX9N	PEG D2R C N<9>	C8474	0.1uF	1
PEG R2D C P<10>	C8440	0.1uF	1	PEG R2D P<10>	W30	PCIE_RX10P	PEG D2R C P<10>	C8475	0.1uF	1
PEG R2D C N<10>	C8441	0.1uF	1	PEG R2D N<10>	V30	PCIE_RX10N	PEG D2R C N<10>	C8476	0.1uF	1
PEG R2D C P<11>	C8442	0.1uF	1	PEG R2D P<11>	V32	PCIE_RX11P	PEG D2R C P<11>	C8477	0.1uF	1
PEG R2D C N<11>	C8443	0.1uF	1	PEG R2D N<11>	U32	PCIE_RX11N	PEG D2R C N<11>	C8478	0.1uF	1
PEG R2D C P<12>	C8444	0.1uF	1	PEG R2D P<12>	U31	PCIE_RX12P	PEG D2R C P<12>	C8479	0.1uF	1
PEG R2D C N<12>	C8445	0.1uF	1	PEG R2D N<12>	T31	PCIE_RX12N	PEG D2R C N<12>	C8480	0.1uF	1
PEG R2D C P<13>	C8446	0.1uF	1	PEG R2D P<13>	T30	PCIE_RX13P	PEG D2R C P<13>	C8481	0.1uF	1
PEG R2D C N<13>	C8447	0.1uF	1	PEG R2D N<13>	R30	PCIE_RX13N	PEG D2R C N<13>	C8482	0.1uF	1
PEG R2D C P<14>	C8448	0.1uF	1	PEG R2D P<14>	R32	PCIE_RX14P	PEG D2R C P<14>	C8483	0.1uF	1
PEG R2D C N<14>	C8449	0.1uF	1	PEG R2D N<14>	P32	PCIE_RX14N	PEG D2R C N<14>	C8484	0.1uF	1
PEG R2D C P<15>	C8450	0.1uF	1	PEG R2D P<15>	P31	PCIE_RX15P	PEG D2R C P<15>	C8485	0.1uF	1
PEG R2D C N<15>	C8451	0.1uF	1	PEG R2D N<15>	N31	PCIE_RX15N	PEG D2R C N<15>	C8486	0.1uF	1
PEG CLK100M GPU P				PEG CLK100M GPU P	AL28	PCIE_REFCLKP				
PEG CLK100M GPU N				PEG CLK100M GPU N	AK28	PCIE_REFCLKN				
PEG RESET L				PEG RESET L	AG24	PERST*				
					AF24	PERST*_MASK				
					NC AA24	PCIE_TEST				


**ATI M56 PCI-E**  
 SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B

A




C

B

A

### Back-Bias Positive Supply


Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to GPU pins.  
NOTE: BBP tracks VDDC based on BBP voltage GPIO.



$V_{out}(low) = 0.6V * (1 + R_a / R_b)$   
 $V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$   
 $R_{eq} = R_b || R_c$


### Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)  
SI3446DV max Vgs is 1.6V  
Vin must be > 2.8V

For proper M56 power sequence, this pull-up must be powered before VCore



### GPU (M56) Core Supplies

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	70	86	


# Page Notes

Power aliases required by this page:

- =PP1V5\_GPU\_VDD15
- =PP1VR1V3\_GPU\_VCORE

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



ATI M56 Core Power  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	71 OF 86

# Page Notes

Power aliases required by this page:  
 - PPIV8R2V0\_S0\_FB\_GPU

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)




**ATI M56 Frame Buffer I/F**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>B</b>
	SCALE NONE	SHEET <b>72</b> OF <b>86</b>	





ROMCFGID[3..0]  
 0000 = 128MB  
 0010 = 256MB  
 0100 = 64MB  
 0110 = Reserved

Renamed signals


76 73 34	GPU_CLK27M	MAKE_BASE=TRUE	==	GPU_CLK27M	34 73 76
76 73	NC_GPU_XTALOUT	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_XTALOUT 73 76
76 73	NC_ATI_ROMCS_L	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_ATI_ROMCS_L 73 76
73 72	NC_FB_A_MAL2	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_FB_A_MAL2 72 73
73 72	NC_FB_B_MAL2	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_FB_B_MAL2 72 73
76 73	NC_GPU_GENERICA	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_GENERICA 73 76
76 73	NC_GPU_GENERICB	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_GENERICB 73 76
76 73	NC_GPU_GENERICC	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_GENERICC 73 76
73 72	NC_GPU_VGA_R	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_VGA_R 73 77
73 72	NC_GPU_VGA_G	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_VGA_G 73 77
73 72	NC_GPU_VGA_B	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_VGA_B 73 77
77 73	TP_GPU_VGA_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE	==	TP_GPU_VGA_HSYNC 73 77
77 73	TP_GPU_VGA_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE	==	TP_GPU_VGA_VSYNC 73 77
77 73	NC_GPU_TV_Y	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_TV_Y 73 77
77 73	NC_GPU_TV_C	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_TV_C 73 77
77 73	NC_GPU_TV_COMP	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_TV_COMP 73 77
77 73	NC_LVDS_U_DATAP<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_LVDS_U_DATAP<3> 73 77
77 73	NC_LVDS_U_DATAN<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_LVDS_U_DATAN<3> 73 77
77 73	NC_LVDS_L_DATAP<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_LVDS_L_DATAP<3> 73 77
77 73	NC_LVDS_L_DATAN<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_LVDS_L_DATAN<3> 73 77
76 73	NC_ATI_DVPCCLK	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_ATI_DVPCCLK 73 76
76 73	NC_ATI_DVPCNTL<2..0>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	ATI_DVPCNTL<2..0> 73 76
76 73	NC_ATI_DVPPDATA<15..0>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	ATI_DVPPDATA<15..0> 73 76

Unused signals

76 73 34	GPU_CLK27M	MAKE_BASE=TRUE	==	GPU_CLK27M	34 73 76
76 73	NC_GPU_XTALOUT	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_XTALOUT 73 76
76 73	NC_ATI_ROMCS_L	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_ATI_ROMCS_L 73 76
73 72	NC_FB_A_MAL2	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_FB_A_MAL2 72 73
73 72	NC_FB_B_MAL2	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_FB_B_MAL2 72 73
76 73	NC_GPU_GENERICA	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_GENERICA 73 76
76 73	NC_GPU_GENERICB	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_GENERICB 73 76
76 73	NC_GPU_GENERICC	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_GENERICC 73 76
73 72	NC_GPU_VGA_R	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_VGA_R 73 77
73 72	NC_GPU_VGA_G	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_VGA_G 73 77
73 72	NC_GPU_VGA_B	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_VGA_B 73 77
77 73	TP_GPU_VGA_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE	==	TP_GPU_VGA_HSYNC 73 77
77 73	TP_GPU_VGA_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE	==	TP_GPU_VGA_VSYNC 73 77
77 73	NC_GPU_TV_Y	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_TV_Y 73 77
77 73	NC_GPU_TV_C	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_TV_C 73 77
77 73	NC_GPU_TV_COMP	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_GPU_TV_COMP 73 77
77 73	NC_LVDS_U_DATAP<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_LVDS_U_DATAP<3> 73 77
77 73	NC_LVDS_U_DATAN<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_LVDS_U_DATAN<3> 73 77
77 73	NC_LVDS_L_DATAP<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_LVDS_L_DATAP<3> 73 77
77 73	NC_LVDS_L_DATAN<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_LVDS_L_DATAN<3> 73 77
76 73	NC_ATI_DVPCCLK	MAKE_BASE=TRUE	NO_TEST=TRUE	==	NC_ATI_DVPCCLK 73 76
76 73	NC_ATI_DVPCNTL<2..0>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	ATI_DVPCNTL<2..0> 73 76
76 73	NC_ATI_DVPPDATA<15..0>	MAKE_BASE=TRUE	NO_TEST=TRUE	==	ATI_DVPPDATA<15..0> 73 76

Required for debug access

76 73 TP\_ATI\_DVPPDATA<23..16> == ATI\_DVPPDATA<23..16>  
 Also required: GPIO10 - GPIO13



**GPU Straps**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:  
- =PPIV8\_S0\_FB\_VDD  
- =PPIV8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)

NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.



GDDR3 Frame Buffer A  
SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:  
- =PPIV8\_S0\_FB\_VDD  
- =PPIV8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)



GDDR3 Frame Buffer B  
SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# Page Notes

- Power aliases required by this page:
- =PP3V3\_GPU\_GPIOS
  - =PP2V5\_PVDD
  - =PP1V8\_GPU\_LVDS\_PLL
- Signal aliases required by this page:
- =I2C\_GPU\_TMDS\_SDA - I2C data line for external TMDS transmitters
  - =I2C\_GPU\_TMDS\_SCL - I2C clock line for external TMDS transmitters
- BOM options provided by this page: (NONE)

D

C

B


A

D

C

B

A



## ATI M56 GPIO/DVO/Misc

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 76 OF 86		
NONE			

# Page Notes

Power aliases required by this page:  
 - =PP2V5\_S0\_GPU  
 - =PP1V8R2V5\_S0\_GPU\_LVDDR

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

## ATI M56 Video Interfaces

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	77 OF 86


# LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	77 79
	VGA	VGA	GPU_G2	77 79
	VGA	VGA	GPU_B2	77 79
	LVDS	LVDS	LVDS_U_CLK_P	77 78 81
	LVDS	LVDS	LVDS_U_CLK_N	77 78 81
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	77 78 81
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	77 78 81
	LVDS	LVDS	LVDS_L_CLK_P	77 78 81
	LVDS	LVDS	LVDS_L_CLK_N	77 78 81
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	77 78 81
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	77 78 81
	LVDS	LVDS	LVDS_U_CLK_P	77 78 81
	LVDS	LVDS	LVDS_U_CLK_N	77 78 81
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>	78 81
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>	78 81
	LVDS	LVDS	LVDS_L_CLK_P	77 78 81
	LVDS	LVDS	LVDS_L_CLK_N	77 78 81
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>	78 81
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>	78 81
	TMDS	TMDS	TMDS_CLK_P	77 79 86
	TMDS	TMDS	TMDS_CLK_N	77 79 86
	TMDS	TMDS	TMDS_DATA_P<5..3>	86
	TMDS	TMDS	TMDS_DATA_N<5..3>	86
	TMDS	TMDS	TMDS_DATA_P<2..0>	86
	TMDS	TMDS	TMDS_DATA_N<2..0>	86


C

B

A



# INVERTER INTERFACE



B

A

## Internal Display Connectors

SYNC\_MASTER=M1\_MLB SYNC\_DATE=01/09/2006


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	78 OF 86


# TMDS Filtering

Place series R's and differential termination close to GPU, common mode chokes near connector.




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S0419	6	IND, 47NH, 2%, 1.30HM, 0402, LF	L9760, L9764, L9768, L9776, L9780, L9784	CRITICAL	TMDS_PEAKING_IND
116S0004	6	RES, 00HM, 5%, 0402, LF	R9760, L9764, L9768, L9776, L9780, L9784		TMDS_NO_PEAKING_IND

## VGA SYNC BUFFERS




PLACE R9750 & R9751 CLOSE TO DVI CONNECTOR


## ANALOG FILTERING PLACE CLOSE TO CONNECTOR



## DVI DDC CURRENT LIMIT (55mA requirement per DVI spec)



## DVI INTERFACE



Isolation required for DVI power switch

## 3V LEVEL SHIFTERS

External Display Connector  
SYNC\_MASTER=M1\_MLB SYNC\_DATE=11/18/2005

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	79 OF 86

8

7

6

5

4

3


2

1

D

D


### IR & Sleep LED Connector



C

C

### Bluetooth (M13P) & SATA HDD Flex Connector



B

B

A

A

#### M9 Specific Connectors

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 80 OF 86		
NONE			

8

7

6

5

4

3

2

1



8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

# LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.



LVDS Interface Pull-downs  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=12/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	81	86	

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

Revision History

D

D

C

C


B

B

A

A

<b>Revision History</b>	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	82	86	

8

7

6

5

4

3

2

1

## FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_ADDR	*	=3:1_SPACING
FSB_ADDR2ADDR	*	=2:1_SPACING
FSB_ADSTB	*	=3:1_SPACING
FSB_ADDR2ADSTB	*	=3:1_SPACING

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_DATA	*	=3:1_SPACING
FSB_DATA2DATA	*	=2:1_SPACING
FSB_DSTB	*	=3:1_SPACING
FSB_DATA2DSTB	*	=3:1_SPACING

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_COMMON	*	=2:1_SPACING

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 3:1, even in constraint areas.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.2 & 4.3

## CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
CPU_2T01	*	=2:1_SPACING
CPU_COMP	*	25 MIL
CPU_GTLREF	*	25 MIL
CPU_ITP	*	=2:1_SPACING
CPU_VCCSENSE	*	25 MIL

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.4, 4.6.2, & 5.8.2.4

## DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
MEM_CLK2MEM	*	=4:1_SPACING
MEM_CTRL2CTRL	*	=2:1_SPACING
MEM_CTRL2MEM	*	=3:1_SPACING
MEM_CMD2CMD	*	=1.5:1_SPACING
MEM_CMD2MEM	*	=3:1_SPACING
MEM_DATA2DATA	*	=1.5:1_SPACING
MEM_DATA2MEM	*	=3:1_SPACING
MEM_DQS2MEM	*	=3:1_SPACING
MEM_2OTHER	*	25 MIL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CLK	MEM_CMD	*	MEM_CMD2MEM
MEM_CLK	MEM_DATA	*	MEM_DATA2MEM
MEM_CLK	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CMD2MEM
MEM_CTRL	MEM_DATA	*	MEM_DATA2MEM
MEM_CTRL	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_DATA2MEM
MEM_CMD	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_CTRL2MEM
MEM_DATA	MEM_CMD	*	MEM_CMD2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM\*-style wildcards!

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 6.2

## PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
PCIE	*	20 MIL
DMI	*	20 MIL

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 7.2, 9.2 & 10.5.2

## Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
IDE	*	=1.8:1_SPACING
SATA	*	20 MIL

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 10.6 & 10.7.2

## Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
AUDIO	*	=1.8:1_SPACING

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
USB2	*	=4:1_SPACING
USB2_2CLK	*	25 MIL

DG says minimum spacing 50 mils to clocks

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.10.1.2

## Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
SMB	*	=3:1_SPACING
SPI	*	=1.8:1_SPACING

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.17.1.1

## Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
CLK_FSB	*	25 MIL
CLK_PCIE	*	20 MIL
CLK_MED	*	20 MIL
CLK_SLOW	*	10 MIL

## Napa Platform Constraints

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.  
 D 051-7023 B

SCALE NONE SHEET 83 OF 86

### GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35S_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FB_ADCTRL	*	=2.5:1_SPACING
FB_CLK	*	=2.5:1_SPACING
FB_DATA	*	=2.5:1_SPACING

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.  
CTRL lines are 55-ohm single-ended impedance.  
DQ/DQM/DQS lines are 40-ohm single-ended impedance.

NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.  
NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"  
SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

### Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
LVDS	*	=3:1_SPACING
TMDS	*	=3:1_SPACING
VGA	*	15 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
LVDS_PAIR2PAIR	*	25 MIL
TMDS_PAIR2PAIR	*	25 MIL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.  
LVDS and TMDS pairs should be kept at least 25 mils apart.  
Ground shields can be used around each pair if spacing cannot be met.  
VGA should be routed as close to 75-ohms single-ended impedance as possible.  
VGA signals should be kept at least 15 mils from other traces.  
Ground shields recommended around VGA signals.

NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"  
SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

### High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
ENET	*	=3:1_SPACING
FW	*	=3:1_SPACING

note

### PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
PCI	*	=2:1_SPACING

### More System Constraints

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	84	86	

# M9 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	15.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.124 MM	0.124 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM			
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
40_OHM_SE	*	Y	0.131 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.230 MM			
35_OHM_SE	*	Y	0.165 MM	0.165 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM			
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_55_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.100 MM			
35_55_OHM_SE	*	Y	0.165 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

## Unsupported rule

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	0.149 MM	0.149 MM	=STANDARD	0.125 MM	0.125 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	0.131 MM	0.131 MM	=STANDARD	0.125 MM	0.125 MM
75_OHM_DIFF	TOP, BOTTOM	Y	0.161 MM	0.161 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.115 MM	0.111 MM	=STANDARD	0.125 MM	0.125 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.101 MM	0.101 MM	=STANDARD	0.125 MM	0.125 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.102 MM	0.102 MM	=STANDARD	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	0.077 MM	0.077 MM	=STANDARD	0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
DEFAULT	*	0.1 MM
STANDARD	*	=DEFAULT
BGA_P1MM	*	=DEFAULT
BGA_P2MM	*	=DEFAULT
BGA_P3MM	*	=DEFAULT

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FB_CLK	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
1.5:1_SPACING	*	0.15 MM
1.8:1_SPACING	*	0.18 MM
2:1_SPACING	*	0.2 MM
2.5:1_SPACING	*	0.25 MM
3:1_SPACING	*	0.3 MM
4:1_SPACING	*	0.4 MM

Allow 0.1 MM on blind-to-buried via dogbones (layers 2 & 11)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
1.5:1_SPACING	ISL2, ISL11	0.1 MM
1.8:1_SPACING	ISL2, ISL11	0.1 MM
2:1_SPACING	ISL2, ISL11	0.1 MM
2.5:1_SPACING	ISL2, ISL11	0.1 MM
3:1_SPACING	ISL2, ISL11	0.1 MM
4:1_SPACING	ISL2, ISL11	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
CLK_FSB	ISL2, ISL11	0.1 MM
CLK_PCIE	ISL2, ISL11	0.1 MM
CLK_MED	ISL2, ISL11	0.1 MM
CLK_SLOW	ISL2, ISL11	0.1 MM
CPU_COMP	ISL2, ISL11	0.1 MM
CPU_GTLREF	ISL2, ISL11	0.1 MM
CPU_VCCSENSE	ISL2, ISL11	0.1 MM
DMI	ISL2, ISL11	0.1 MM
LVDS_PAIR2PAIR	ISL2, ISL11	0.1 MM
MEM_2OTHER	ISL2, ISL11	0.1 MM
PCIE	ISL2, ISL11	0.1 MM
SATA	ISL2, ISL11	0.1 MM
TMDS_PAIR2PAIR	ISL2, ISL11	0.1 MM
VGA	ISL2, ISL11	0.1 MM

Rules for "Topology #3" for FSB signals, Napa DG tables 4-7 & 4-12.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_ADDR OVERRIDE	*	=2:1_SPACING
FSB_ADDR2ADDR OVERRIDE	*	=STANDARD
FSB_ADSTB OVERRIDE	*	=2:1_SPACING
FSB_ADDR2ADSTB OVERRIDE	*	=2:1_SPACING

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_DATA OVERRIDE	*	=2:1_SPACING
FSB_DATA2DATA OVERRIDE	*	=STANDARD
FSB_DSTB OVERRIDE	*	=2:1_SPACING
FSB_DATA2DSTB OVERRIDE	*	=2:1_SPACING

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS	*	LVDS_100D
TMDS	*	TMDS_100D
TMDSCONN	*	TMDS_100D
VGA	*	VGA_75S

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
MEM_2OTHER OVERRIDE	*	0.5 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
PCI_2PCI OVERRIDE	*	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	PCI	*	PCI_2PCI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENETCONN	*	*	ENET
TMDSCONN	*	*	TMDS

## "Stale" physical / spacing types

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ANALOG	*	*	FSB_COMMON
FSB_P2MM	*	*	FSB_COMMON
I2C	*	*	SMB
GND	*	*	STANDARD
MEM_PP1V8_S3	*	*	STANDARD
FB_PP1V8	*	*	STANDARD

FSB_ANALOG
FSB_P2MM
I2C
GND
MEM_PP1V8_S3
FB_PP1V8
PCI
PCI_55S


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S OVERRIDE	*	OVERRIDE	OVERRIDE	0.100 MM	OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D OVERRIDE	*	OVERRIDE	OVERRIDE	0.100 MM	OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.100 MM	OVERRIDE	OVERRIDE	OVERRIDE

M9 Spacing & Physical Constraints  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	85 OF 86



ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
FSB_55S	FSB_COMMON	FSB ADS L
FSB_55S	FSB_COMMON	FSB BNR L
FSB_55S	FSB_COMMON	FSB BPRI L
FSB_55S	FSB_COMMON	FSB BREQ0 L
FSB_55S	FSB_COMMON	FSB DBSY L
FSB_55S	FSB_COMMON	FSB DEFER L
FSB_55S	FSB_COMMON	FSB DPWR L
FSB_55S	FSB_COMMON	FSB DRDY L
FSB_55S	FSB_COMMON	FSB HIT L
FSB_55S	FSB_COMMON	FSB HITM L
FSB_55S	FSB_COMMON	FSB LOCK L
FSB_55S	FSB_COMMON	FSB RS L<2..0>
FSB_55S	FSB_COMMON	FSB TRDY L
FSB_55S	FSB_COMMON	FSB CPURST L
FSB_55S	FSB_DATA	FSB D L<63..0>
FSB_55S	FSB_DATA	FSB DINV L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBP L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBN L<3..0>
FSB_55S	FSB_ADDR	FSB A L<31..3>
FSB_55S	FSB_ADDR	FSB REQ L<4..0>
FSB_55S	FSB_ADSTR	FSB ADSTB L<3..0>
CPU_55S		FSB IERR L
CPU_55S		FSB FERR L
CPU_55S		CPU PWRGD
CPU_55S		CPU INTR
CPU_55S		CPU NMI
CPU_55S		CPU A20M L
CPU_55S		CPU DPSLP L
CPU_55S		CPU IGNE L
CPU_55S		CPU INIT L
CPU_55S		CPU SMI L
CPU_55S		CPU STPCLK L
CPU_55S	CPU_2T01	CPU THERMTRIP L
CPU_55S	CPU_2T01	PM DPRSLPVR
CPU_55S	CPU_2T01	IMVP DPRSLPVR
CPU_55S	CPU_GTLREF	CPU GTLREF
CPU_55S	CPU_COMP	CPU COMP<3>
CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_55S	CPU_COMP	CPU COMP<1>
CPU_27P4S	CPU_COMP	CPU COMP<0>
CPU_55S	CPU_ITP	XDP BPM L<5..0>
CLK_FSB_100D	CPU_ITP	CPU XDP CLK P
CLK_FSB_100D	CPU_ITP	CPU XDP CLK N
CPU_55S	CPU_ITP	ITPRESET L
CPU_55S	CPU_2T01	CPU VID<6..0>
CPU_55S	CPU_2T01	CPU VID<6..0>
THERM	CPU_27P4S	CPU VCCSENSE P
THERM	CPU_27P4S	CPU VCCSENSE N
	CPU_27P4S	IMVP6 VSEN P
	CPU_27P4S	IMVP6 VSEN N

MEM_CLK	MEM_70D
MEM_CTRL	MEM_45S
MEM_CMD	MEM_55S
MEM_DATA	MEM_55S
MEM_DQS	MEM_85D
FB_CLK	FB_75D
FB_ADCTRL	FB_35S_TO_55S
FB_ADCTRL	FB_55S
FB_DATA	FB_40S
LVDS	LVDS_100D
TMDS	TMDS_100D
VGA	VGA_75S
PCIE	PCIE_100D
DMI	DMI_100D
SATA	SATA_100D
IDE	IDE_55S
USB2	USB2_90D
ENET	ENET_100D
FW	FW_110D
SMB	SMB_55S
SPI	SPI_55S
CLK_FSB	CLK_FSB_100D
CLK_PCIE	CLK_PCIE_100D
CLK_MED	CLK_MED_55S
CLK_SLOW	CLK_SLOW_55S

AUDIO_55S	AUDIO	SB ACZ BITCLK	21
AUDIO_55S	AUDIO	ACZ BITCLK	5 21 47
AUDIO_55S	AUDIO	SB ACZ SYNC	21
AUDIO_55S	AUDIO	ACZ SYNC	5 21 47
AUDIO_55S	AUDIO	SB ACZ_RST L	21
AUDIO_55S	AUDIO	ACZ_RST L	5 21 47
AUDIO_55S	AUDIO	ACZ_SDATAIN<0>	5 21 47
AUDIO_55S	AUDIO	SB ACZ_SDATAOUT	21
AUDIO_55S	AUDIO	ACZ_SDATAOUT	5 21 47
TMDS	TMDS	TMDS_CLK P	77 78 79
TMDS	TMDS	TMDS_CLK N	77 78 79
TMDS	TMDS	TMDS_DATA P<5..3>	78
TMDS	TMDS	TMDS_DATA N<5..3>	78
TMDS	TMDS	TMDS_DATA P<2..0>	78
TMDS	TMDS	TMDS_DATA N<2..0>	78
TMDSCONN	TMDSCONN	TMDS_CLK F P	79
TMDSCONN	TMDSCONN	TMDS_CLK F N	79
TMDSCONN	TMDSCONN	TMDS_DATA F P<5..3>	79
TMDSCONN	TMDSCONN	TMDS_DATA F N<5..3>	79
TMDSCONN	TMDSCONN	TMDS_DATA F P<2..0>	79
TMDSCONN	TMDSCONN	TMDS_DATA F N<2..0>	79

**M9 Net Properties**  
 SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	86
NONE	86		86