

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
C		35888	6PRODUCTION RELEASED	01/07/05	?

PAGE	CONTENTS	PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS	22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
2	SYSTEM BLOCK DIAGRAM	23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
3	POWER BLOCK DIAGRAM	24	MMM, BATTERY CURRENT SENSE
4	PCB NOTES AND HOLES	25	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
5	MPC7450 MAXBUS INTERFACE	26	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
6	MPC7450 DATA	27	USB 2.0
7	CPU PLL AND CONFIGURATION STRAPS	28	MARVELL GIGABIT ETHERNET PHY
8	INTREPID MAXBUS AND BOOT STRAPS	29	FIREWIRE A/B PHY
9	INTREPID MEMORY INTERFACE / BOOT ROM	30	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
10	DDR MEMORY MUXES	31	PMU (POWER MANAGEMENT UNIT)
11	200PIN DDR MEMORY SODIMM CONNECTORS	32	BATTERY CHARGER AND CONNECTOR
12	INTREPID AGP 4X/PCI	33	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
13	INTREPID ENET/FW/UATA/EIDE INTERFACES	34	3.3V / 5V SYSTEM POWER SUPPLIES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG	35	CPU CORE VOLTAGE POWER SUPPLY
15	INTREPID POWER RAILS	36	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
16	INTREPID DECOUPLING	37	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
17	CARDBUS CONTROLLER (PCI1510)	38	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
18	M11 AGP & CLOCKS	39	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
19	M11 LVDS/TMDS/VGA/GPIO & GPU VCORE	40	FUNCTIONAL TEST POINTS
20	SIL178 DUAL TMDS TRANSMITTER	41	REVISION HISTORY (1 OF 1)
21	M11 ANALOG, POWER, GND	42-45	SCHEMATIC CREF AND NETLIST REPORTS


SCHEM,MLB,PB17"

01/07/2005

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG		✓
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG		✓
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS	✓	
INT_TMDS		✓
MMM	✓	
INT_CLK	✓	
EXT_CLK		✓

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6694	1	SCHEM,MLB,PB17	SCH1	
820-1688	1	PCBF,MLB,PB17	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx : _____	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx : _____	_____	ENG APPD	MFG APPD		
x.xxx : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		SCHEM,MLB,PB17" DRAWING NUMBER 051-6694 REV. C	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE			
		SIZE D		SHT 1 OF 45	




SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	2	45	

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	3	45	

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.



GROUND VIAS

BOARD STACK-UP AND CONSTRUCTION


20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)	ZT77, ZT81, ZT24, ZT38, ZT36, ZT27, ZT40, ZT39, ZT37, ZT28, ZT30, ZT34, ZT33, ZT43, ZT46	HOLE-VIA-20R10	ZT35, ZT50, ZT44, ZT66, ZT67, ZT52, ZT53, ZT70, ZT71, ZT78, ZT69, ZT65, ZT47, ZT45, ZT49	HOLE-VIA-20R10	ZT48, ZT56, ZT72, ZT55, ZT29, ZT74, ZT82, ZT79, ZT68, ZT60, ZT58, ZT41, ZT9, ZT7, ZT8	HOLE-VIA-20R10	ZT57, ZT1, ZT80, ZT73, ZT75, ZT63, ZT61, ZT54, ZT51, ZT42, ZT64, ZT76, ZT62, ZT59, ZT21	HOLE-VIA-20R10	ZT22, ZT25, ZT3, ZT32, ZT31, ZT26, ZT23, ZT19, ZT17, ZT15, ZT13, ZT12, ZT14, ZT18, ZT20	HOLE-VIA-20R10
---	----------------------------------	--	----------------	--	----------------	---	----------------	---	----------------	---	----------------

BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	4 OF 45





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2955	1	IC,A7PM,R1.2.3,1.67GHZ,1.28V	U43	CRITICAL	?
337S3029	1	IC,A7PM,R1.3,1.67GHZ,1.28V	U43	CRITICAL	NO STUFF

OMIT
 CRITICAL
U43
 1.50GHZ-1.28V
 APOLL7_PM-R1.1
 BGA
 (1 OF 3)

MPC7447 MAXBUS
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. C
	SCALE NONE	SHEET 5	OF 45




APOLL7_PM-R1.1

37	CPU_DATA<0>	R15	D0
37	CPU_DATA<1>	W15	D1
37	CPU_DATA<2>	T14	D2
37	CPU_DATA<3>	V16	D3
37	CPU_DATA<4>	W16	D4
37	CPU_DATA<5>	T15	D5
37	CPU_DATA<6>	U15	D6
37	CPU_DATA<7>	P14	D7
37	CPU_DATA<8>	V13	D8
37	CPU_DATA<9>	W13	D9
37	CPU_DATA<10>	T13	D10
37	CPU_DATA<11>	P13	D11
37	CPU_DATA<12>	U14	D12
37	CPU_DATA<13>	W14	D13
37	CPU_DATA<14>	R12	D14
37	CPU_DATA<15>	T12	D15
37	CPU_DATA<16>	W12	D16
37	CPU_DATA<17>	V12	D17
37	CPU_DATA<18>	N11	D18
37	CPU_DATA<19>	N10	D19
37	CPU_DATA<20>	R11	D20
37	CPU_DATA<21>	U11	D21
37	CPU_DATA<22>	W11	D22
37	CPU_DATA<23>	T11	D23
37	CPU_DATA<24>	R10	D24
37	CPU_DATA<25>	N9	D25
37	CPU_DATA<26>	P10	D26
37	CPU_DATA<27>	U10	D27
37	CPU_DATA<28>	R9	D28
37	CPU_DATA<29>	W10	D29
37	CPU_DATA<30>	U9	D30
37	CPU_DATA<31>	V9	D31
37	CPU_DATA<32>	W5	D32
37	CPU_DATA<33>	U6	D33
37	CPU_DATA<34>	T5	D34
37	CPU_DATA<35>	U5	D35
37	CPU_DATA<36>	W7	D36
37	CPU_DATA<37>	R6	D37
37	CPU_DATA<38>	P7	D38
37	CPU_DATA<39>	V6	D39
37	CPU_DATA<40>	P17	D40
37	CPU_DATA<41>	R19	D41
37	CPU_DATA<42>	V18	D42
37	CPU_DATA<43>	R18	D43
37	CPU_DATA<44>	V19	D44
37	CPU_DATA<45>	T19	D45
37	CPU_DATA<46>	U19	D46
37	CPU_DATA<47>	W19	D47
37	CPU_DATA<48>	U18	D48
37	CPU_DATA<49>	W17	D49
37	CPU_DATA<50>	W18	D50
37	CPU_DATA<51>	T16	D51
37	CPU_DATA<52>	T18	D52
37	CPU_DATA<53>	T17	D53
37	CPU_DATA<54>	W3	D54
37	CPU_DATA<55>	V17	D55
37	CPU_DATA<56>	U4	D56
37	CPU_DATA<57>	U8	D57
37	CPU_DATA<58>	U7	D58
37	CPU_DATA<59>	R7	D59
37	CPU_DATA<60>	P6	D60
37	CPU_DATA<61>	R8	D61
37	CPU_DATA<62>	W8	D62
37	CPU_DATA<63>	T8	D63


NC	T3	DP0
NC	W4	DP1
NC	T4	DP2
NC	W9	DP3
NC	M6	DP4
NC	V3	DP5
NC	N8	DP6
NC	W6	DP7



BOOT BANGER E2PROM




BOOT BANGER



UNSTUFFING RA AND STUFFING RB
 WILL DISABLE THE CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1660	1	MCU, PROGRAMMED W/ BANGER	U61	BBANG
341S1661	1	I2C EPROM, PROGRAMMED W/ BANGER	U32	BBANG



BOOT BANGING SIGNAL DEFINITION


- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
- 2/ PMU_HRESET_L (3V INPUT INTO LMU)
- 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
- 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	6 OF 45

CPU PLL CONFIG CIRCUITRY



STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X

CPU CONFIGURATION



BUSTYPE SELECT

APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L
NEED TO CHARACTERIZE

CPU FREQUENCY CONFIGURATION
APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG			
	167MHZ	133MHZ	4	0123	HEX	
0.0X	PLL OFF		0	1111	0F	
1.0X	PLL BYPASS		0	0011	03	
2.0X	333	267	0	0100	04	
3.0X	500	400	0	1000	08	
4.0X	667	533	0	1010	0A	
5.0X	833	667	0	1011	0B	
5.5X	917	733	0	1001	09	
6.0X	1000	800	0	1101	0D	
6.5X	1083	867	0	0101	05	
7.0X	1167	933	0	0010	02	
7.5X	1250	1000	0	0001	01	
8.0X	1333	1067	0	1100	0C	
8.5X	1417	1133	0	0110	06	
9.0X	1500	1200	1	0111	17	
9.5X	1583	1267	0	0111	07	
10.0X	1667	1333	1	1010	1A	
10.5X	1750	1400	1	1000	18	
11.0X	1833	1467	1	1001	19	
11.5X	1917	1533	0	0000	00	
12.0X	2000	1600	1	1011	1B	
12.5X	2083	1667	1	1111	1F	
13.0X	2167	1733	1	0101	15	
13.5X	2250	1800	0	1110	0E	
14.0X	2333	1867	1	1100	1C	
15.0X	2500	2000	1	0001	11	
16.0X	2667	2133	1	1101	1D	
17.0X	2833	2267	1	0000	10	
18.0X	3000	2400	1	0010	12	
20.0X	3333	2667	1	0011	13	
21.0X	3500	2800	1	0100	14	
24.0X	4000	3200	1	0110	16	
28.0X	4667	3733	1	1110	1E	

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	7 OF 45


INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELPCILSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT


IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS




INTREPID BOOT STRAPS


BIT 56 TO 63




BIT 48 TO 55





BIT 40 TO 47



BIT 32 TO 39



FB BUFFER HAS 50 OHM OUTPUT IMPEDANCE



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	8 OF 45

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>
MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>
MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>
MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>
MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>
MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>
MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>
MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>
MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>
MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>
MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>
MEM_DATA<11>	AH36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>
MEM_DATA<12>	AH32	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>
MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>
MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>
MEM_DATA<15>	AG31	DDR_DATA_15	DDRC_S_0	AN34	MEM_CS_L<0>
MEM_DATA<16>	AE32	DDR_DATA_16	DDRC_S_1	AN36	MEM_CS_L<1>
MEM_DATA<17>	AF35	DDR_DATA_17	DDRC_S_2	AL35	MEM_CS_L<2>
MEM_DATA<18>	AF36	DDR_DATA_18	DDRC_S_3	AL33	MEM_CS_L<3>
MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>
MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>
MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>
MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>
MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>
MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>
MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>
MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>
MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>
MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>
MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>
MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>
MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	T35	MEM_DQM<4>
MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	T33	MEM_DQM<5>
MEM_DATA<33>	U32	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>
MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>
MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L
MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L
MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L
MEM_DATA<38>	U35	DDR_DATA_38	DDRC_E0	AN35	MEM_CKE<0>
MEM_DATA<39>	T36	DDR_DATA_39	DDRC_E1	AM35	MEM_CKE<1>
MEM_DATA<40>	P33	DDR_DATA_40	DDRC_E2	AM36	MEM_CKE<2>
MEM_DATA<41>	R30	DDR_DATA_41	DDRC_E3	AL36	MEM_CKE<3>
MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_H<0>
MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_H<1>
MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_L<0>
MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_L<1>
MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYCLK_DDRCLK_A0 UF
MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYCLK_DDRCLK_A0 L UF
MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYCLK_DDRCLK_A1 UF
MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYCLK_DDRCLK_A1 L UF
MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2 P TP
MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2 N TP
MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYCLK_DDRCLK_B0 UF
MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYCLK_DDRCLK_B0 L UF
MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V32	SYCLK_DDRCLK_B1 UF
MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	V32	SYCLK_DDRCLK_B1 L UF
MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5 P TP
MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5 N TP
MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT MEM REF_H
MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT MEM VREF
MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22	
MEM_DATA<61>	J36	DDR_DATA_61			
MEM_DATA<62>	K36	DDR_DATA_62			
MEM_DATA<63>	K35	DDR_DATA_63			


U45
INTREPID-REV2.1
(2 OF 9)

DDR MEMORY INTERFACE


MEM_VREF



CLOCKS
CS
CKE
ADDR
BA
CNTL




1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1556	1	IC, BOOTROM, Q41B	U17	CRITICAL	?


PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	C
	SHEET	OF	
	9	45	



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG







16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT 10 OF 45		
NONE			




REVERSED
SLOT "B"
CUSTOMER SLOT

STANDARD
SLOT "A"
FACTORY SLOT


DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

ADDR=0XA0 (WR) / 0XA1 (RD) ADDR=0XA2 (WR) / 0XA3 (RD)




PCI PULL-UPS




USB2 AND CBUS REQ REMAINS ON +3V_MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP

AGP PULL-UPS/PULL DOWNS




AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)



SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS

PLACE CLOSE TO INTREPID SIDE




INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	12	45	



OMIT
CRITICAL
U45
INTREPID-REV2
BGA
(5 OF 9)

UATA100
ATA_D0 V5 UIIDE DATA<0> 25 38
ATA_D1 T1 UIIDE DATA<1> 25 38
ATA_D2 U1 UIIDE DATA<2> 25 38
ATA_D3 U2 UIIDE DATA<3> 25 38
ATA_D4 V4 UIIDE DATA<4> 25 38
ATA_D5 V2 UIIDE DATA<5> 25 38
ATA_D6 W1 UIIDE DATA<6> 25 38
ATA_D7 V1 UIIDE DATA<7> 25 38
ATA_D8 W2 UIIDE DATA<8> 25 38
ATA_D9 W8 UIIDE DATA<9> 25 38
ATA_D10 W4 UIIDE DATA<10> 25 38
ATA_D11 W5 UIIDE DATA<11> 25 38
ATA_D12 V2 UIIDE DATA<12> 25 38
ATA_D13 Y1 UIIDE DATA<13> 25 38
ATA_D14 W7 UIIDE DATA<14> 25 38
ATA_D15 Y8 UIIDE DATA<15> 25 38
ATA_A0 Y5 UIIDE ADDR<0> 25 38
ATA_A1 AB1 UIIDE ADDR<1> 25 38
ATA_A2 Y7 UIIDE ADDR<2> 25 38
ATA_VREF Y15 UIIDE REF 39
ATA_RST Y4 UIIDE RST L 25 38
ATA_WR AA1 UIIDE DIOW L 25 38
ATA_RD AA2 UIIDE DIOR L 25 38
ATA_CHRDY AA5 UIIDE IOCHRDY 25 38
ATA_CS0 AA4 UIIDE CS0 L 25 38
ATA_CS1 AB2 UIIDE CS1 L 25 38
ATA_DMACK AC1 UIIDE DMACK L 25 38
ATA_DMARQ AC2 UIIDE DMARQ 25 38
ATA_INTRQ AA8 UIIDE INTRO 25 38

UDMA - STOP
UDMA - HOSTDMARDY/HSTROBE
UDMA - DEVICEDMARDY/DSTROBE


CARDSLOT
CS_CE1 AD1 CSLOT CE1 L SPN
CS_CE2 AB4 CSLOT CE2 L SPN
CS_IORD AB5 CSLOT IORD L SPN
CS_IOWR AD2 CSLOT IOWR L SPN
CS_OE AC4 CSLOT OE L SPN
CS_WE AE1 CSLOT WE L SPN
CS_WAIT AE2 CSLOT IOWAIT L PU

IDE
IDEDD0 AC5 EIDE DATA<0> 25 38
IDEDD1 AD4 EIDE DATA<1> 25 38
IDEDD2 AF1 EIDE DATA<2> 25 38
IDEDD3 AG1 EIDE DATA<3> 25 38
IDEDD4 AF2 EIDE DATA<4> 25 38
IDEDD5 AH1 EIDE DATA<5> 25 38
IDEDD6 AD5 EIDE DATA<6> 25 38
IDEDD7 AG2 EIDE DATA<7> 25 38
IDEDD8 AE4 EIDE DATA<8> 25 38
IDEDD9 AE5 EIDE DATA<9> 25 38
IDEDD10 AF4 EIDE DATA<10> 25 38
IDEDD11 AH2 EIDE DATA<11> 25 38
IDEDD12 AD7 EIDE DATA<12> 25 38
IDEDD13 AG4 EIDE DATA<13> 25 38
IDEDD14 AJ1 EIDE DATA<14> 25 38
IDEDD15 AJ2 EIDE DATA<15> 25 38
IDEA0 AF5 EIDE ADDR<0> 25 38
IDEA1 AE7 EIDE ADDR<1> 25 38
IDEA2 AK1 EIDE ADDR<2> 25 38
IDEA3 AG5 CSLOT ADDR3 SPN
IDEA4 AH4 CSLOT ADDR4 SPN
IDEA5 AL1 CSLOT ADDR5 SPN
IDEA6 AK2 CSLOT ADDR6 SPN
IDEA7 AH5 CSLOT ADDR7 SPN
IDEA8 AF7 CSLOT ADDR8 SPN
IDEA9 AG7 CSLOT ADDR9 SPN
IDECHRDY AK4 EIDE IOCHRDY 25 38
IDECSD0 AB7 EIDE CS0 L 25 38
IDECSD1 AM1 EIDE CS1 L 25 38
IDERST AJ4 EIDE RST L 25 38
IDEMR AM2 EIDE MR L 25 38
IDERD AL2 EIDE RD L 25 38
IDEDMACK AG8 EIDE DMACK L 25 38
IDEDMARQ AH7 EIDE DMARQ 25 38
IDEINTRQ AA7 EIDE INT 25 38

CS_WAIT IS AN INPUT

NOT USING CARDSLOT INTERFACE

ENET_TXD SERIES TERMINATION



JTAG_RSTN	TST_TEI	JTG_TDO (I/O)	JTG_TDI (I/O)	TST_PLEN	HANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TESTSEL5 (INPUT)	1(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0(I)	0(I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0(I)	1(I)	0	X(I)	ATPG IDDQ
0	1	0(I)	1(I)	1	X(I)	TEST TRI-STATE
0	1	1(I)	0(I)	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1(I)	0(I)	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1(I)	1(I)	X	X(I)	FUNCTIONAL TEST IDDQ


BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)																																																																					
A0-WR	RAM - STANDARD	N/A	N/A	N/A																																																																					
A1-RD	J20 - PG 12	N/A	N/A	N/A																																																																					
A2-WR	RAM - REVERSED	N/A	N/A	N/A																																																																					
A3-RD	J23 - PG 12	N/A	N/A </tr <tr> <td>AC-WR</td> <td>N/A</td> <td>N/A</td> <td>DASH MODEM</td> <td>N/A</td> </tr> <tr> <td>AD-RD</td> <td>N/A</td> <td>N/A</td> <td>J9 - PG 25</td> <td>N/A</td> </tr> <tr> <td>AE-WR</td> <td>BOOTBANG E2PROM</td> <td>N/A</td> <td>N/A</td> <td>N/A</td> </tr> <tr> <td>AF-RD</td> <td>U37 - PG 23</td> <td>N/A</td> <td>N/A</td> <td>N/A</td> </tr> <tr> <td>84-WR</td> <td>LMU</td> <td>N/A</td> <td>N/A</td> <td>N/A</td> </tr> <tr> <td>85-RD</td> <td>U36 - PG 23</td> <td>N/A</td> <td>N/A</td> <td>N/A</td> </tr> <tr> <td>58-WR</td> <td>N/A</td> <td>FAN CONTROLLER</td> <td>N/A</td> <td>N/A</td> </tr> <tr> <td>59-RD</td> <td>N/A</td> <td>U3 - PG 24</td> <td>N/A</td> <td>N/A</td> </tr> <tr> <td>6A-WR</td> <td>N/A</td> <td>N/A</td> <td>SNAPPER SOUND</td> <td>N/A</td> </tr> <tr> <td>6B-RD</td> <td>N/A</td> <td>N/A</td> <td>J12 - PG 24</td> <td>N/A</td> </tr> <tr> <td>D0-WR</td> <td>N/A</td> <td>CLOCK SLEW SSCG</td> <td>N/A</td> <td>N/A</td> </tr> <tr> <td>D1-RD</td> <td>N/A</td> <td>U56 - PG 15</td> <td>N/A</td> <td>N/A</td> </tr> <tr> <td>B0-WR</td> <td>N/A</td> <td>MMM</td> <td>N/A</td> <td>N/A</td> </tr> <tr> <td>B1-RD</td> <td>N/A</td> <td>N/A</td> <td>N/A</td> <td>N/A</td> </tr>	AC-WR	N/A	N/A	DASH MODEM	N/A	AD-RD	N/A	N/A	J9 - PG 25	N/A	AE-WR	BOOTBANG E2PROM	N/A	N/A	N/A	AF-RD	U37 - PG 23	N/A	N/A	N/A	84-WR	LMU	N/A	N/A	N/A	85-RD	U36 - PG 23	N/A	N/A	N/A	58-WR	N/A	FAN CONTROLLER	N/A	N/A	59-RD	N/A	U3 - PG 24	N/A	N/A	6A-WR	N/A	N/A	SNAPPER SOUND	N/A	6B-RD	N/A	N/A	J12 - PG 24	N/A	D0-WR	N/A	CLOCK SLEW SSCG	N/A	N/A	D1-RD	N/A	U56 - PG 15	N/A	N/A	B0-WR	N/A	MMM	N/A	N/A	B1-RD	N/A	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A																																																																					
AD-RD	N/A	N/A	J9 - PG 25	N/A																																																																					
AE-WR	BOOTBANG E2PROM	N/A	N/A	N/A																																																																					
AF-RD	U37 - PG 23	N/A	N/A	N/A																																																																					
84-WR	LMU	N/A	N/A	N/A																																																																					
85-RD	U36 - PG 23	N/A	N/A	N/A																																																																					
58-WR	N/A	FAN CONTROLLER	N/A	N/A																																																																					
59-RD	N/A	U3 - PG 24	N/A	N/A																																																																					
6A-WR	N/A	N/A	SNAPPER SOUND	N/A																																																																					
6B-RD	N/A	N/A	J12 - PG 24	N/A																																																																					
D0-WR	N/A	CLOCK SLEW SSCG	N/A	N/A																																																																					
D1-RD	N/A	U56 - PG 15	N/A	N/A																																																																					
B0-WR	N/A	MMM	N/A	N/A																																																																					
B1-RD	N/A	N/A	N/A	N/A																																																																					

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA
EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6694 C REV. 13 OF 45



USB POWER FAULT SIGNALS

USB PORT ASSIGNMENTS

PORT A - RIGHT USB 1

PORT B - UNUSE

PORT C - LEFT USB

PORT D - MODEM

PORT E - BLUETOOTH

PORT F - TPAD

INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
359S0074	359S0086	?	U42	ALT FOR NEW SCREEN


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0090	1	XTAL,CER,LOW PROF,18,432MHz,8X4.5MM,SMD	Y1	CRITICAL	?

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R100	NO_SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

SIZE	DRAWING NUMBER	REV.
D	051-6694	C
SCALE	NONE	SHT 14 OF 45





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0305	1	IC,ASIC,INTREPID,REV2.1,974BGA,FAST	U45	CRITICAL	?

Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	c
SCALE	SHT	OF	
NONE	15	OF	45



Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	16	45	



PC CARD/CARDBUS CONNECTOR

CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6694	C
SCALE		SHT	OF
NONE		17	45


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0214	1	IC, ATI, M11-CSP128, GRPCHTLR, 66	BGA, HYNIX U44	CRITICAL	M11_CSP128

27M OSC

(PLACE THE OSCILLATOR AND R189 AND R195 CLOSE TO ATI PIN AJ29)




S0=1;S1=M => -1.5% DOWN-SPREAD
SPREAD SPECTRUM SUPPORT




M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	18	45	



FOR 2.5 VDDR1
MEMVMODE0=1.8V
MEMVMODE1=GND
FOR 1.8 VDDR1
MEMVMODE0=GND
MEMVMODE1=1.8V




U44
RAGE MOBILITY
M11-CSP64
4MB
BGA
(5 OF 6)

OMIT

20 GPU DVOD<0>	AJ5	ZV_LCDDATA0	ROMCSE	AE5C
20 GPU DVOD<1>	AK5	ZV_LCDDATA1	OMIT	AK28
20 GPU DVOD<2>	AG6	ZV_LCDDATA2		AK27
20 GPU DVOD<3>	AH6	ZV_LCDDATA3		AK26
20 GPU DVOD<4>	AJ6	ZV_LCDDATA4		AG27
20 GPU DVOD<5>	AK6	ZV_LCDDATA5		AG25
20 GPU DVOD<6>	AG7	ZV_LCDDATA6		AK26
20 GPU DVOD<7>	AH7	ZV_LCDDATA7		AG27
20 GPU DVOD<8>	AJ7	ZV_LCDDATA8		AG25
20 GPU DVOD<9>	AK7	ZV_LCDDATA9		AG26
20 GPU DVOD<10>	AH8	ZV_LCDDATA10		AG24
20 GPU DVOD<11>	AJ8	ZV_LCDDATA11		AK25
20 GPU DVOD<12>	AK8	ZV_LCDDATA12		AJ24
20 GPU DVOD<13>	AG9	ZV_LCDDATA13		AK23
20 GPU DVOD<14>	AH9	ZV_LCDDATA14		AK24
20 GPU DVOD<15>	AJ9	ZV_LCDDATA15		AK22
20 GPU DVOD<16>	AK9	ZV_LCDDATA16		AE13
20 GPU DVOD<17>	AG10	ZV_LCDDATA17		AF13
20 GPU DVOD<18>	AH10	ZV_LCDDATA18		AF11
20 GPU DVOD<19>	AJ10	ZV_LCDDATA19		AE18
20 GPU DVOD<20>	AK10	ZV_LCDDATA20		AF12
20 GPU DVOD<21>	AG11	ZV_LCDDATA21		AH26
20 GPU DVOD<22>	AH11	ZV_LCDDATA22		AH25
20 GPU DVOD<23>	AJ11	ZV_LCDDATA23		AH18
20 GPU DVO VSYNC	AJ4	ZV_LCDDNTL0		AG18
20 GPU DVO HSYNC	AK4	ZV_LCDDNTL1		AH19
20 GPU DVOD DE	AH5	ZV_LCDDNTL2		AG19
20 GPU DVOD CLKP	AG5	ZV_LCDDNTL3		AH20
ATI AGP FBSKEW<0>	AJ2	GPIO0		AG20
ATI AGP FBSKEW<1>	AK2	GPIO1		AH22
ATI XICLK SKREW<0>	AH3	GPIO2		AG22
ATI BUS CFG<0>	AJ4	GPIO3		AH21
ATI BUS CFG<1>	AK4	GPIO4		AG21
ATI GPIO7	AH1	GPIO5		AK16
ATI GPIO8_PD	AG3	GPIO6		AJ16
ATI GPIO10_SPN	AF2	GPIO7		AK17
ATI GPIO11_SPN	AG1	GPIO8		AJ17
ATI GPIO12_SPN	AF1	GPIO9		AK18
ATI GPIO13_SPN	AE2	GPIO10		AJ18
HPD_PWR_SNS_EN	AE1	GPIO11		AK20
GPU Vcore CNTL L	AE1	GPIO12		AJ20
ATI SSCLK_IN	M1	GPIO13		AK19
ATI TMDS DN<0>	AJ13	GPIO14		AJ19
ATI TMDS DP<0>	AK13	GPIO15		AJ26
ATI TMDS DN<1>	AJ14	GPIO16		
ATI TMDS DP<1>	AK14	TX0M		
ATI TMDS DN<2>	AJ15	TX0P		
ATI TMDS DP<2>	AK15	TX0P		
ATI TMDS CLKN	AJ12	TX1M		
ATI TMDS CLKP	AK12	TX1P		
ATI CLK27M_IN	AJ29	TX2M		
ATI TESTEN	AH24	TX2P		
SSIN	AJ26	TXCM		
VSS	B24	TXCP		
VSS	B20	TXOUT_U0N		
VSS	A24	TXOUT_U0P		
		TXOUT_U1N		
		TXOUT_U1P		
		TXOUT_U2N		
		TXOUT_U2P		
		TXOUT_U3N		
		TXOUT_U3P		
		TXCLK_UN		
		TXCLK_UP		
		TXOUT_L0N		
		TXOUT_L0P		
		TXOUT_L1N		
		TXOUT_L1P		
		TXOUT_L2N		
		TXOUT_L2P		
		TXOUT_L3N		
		TXOUT_L3P		
		TXCLK_LN		
		TXCLK_LP		
		SSOUT		
		VSS		
		VSS		
		VSS		

M11 CORE PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



INTERNAL TMSD SERIES TERMINATION

EXTERNAL TMSD SERIES TERMINATION

INT/EXT TMSD CLK & D<0:2> TERMINATION EXT. TMSD D<3:5> TERMINATION

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
 CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
14S7501	2	RES, 75, 1%, 1/16W, 0402	R223, R831	EXT_TMSD
14S8451	12	RES, 84.5, 1%, 1/16W, 0402	R228, R231, R830, R832, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845	EXT_TMSD
13S0044	4	CAP CER .001UF, 10%, 50V, 0402	C931, C932, C933, C934	EXT_TMSD

INT/EXT TMSD

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6694	C
SCALE	SHT	OF
NONE	20	45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0828	1	IC, MAX8860, LDO, 2.77V	U8	?
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0647	353S0828	?	U8	ALT FOR 2.82V PART

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	21	45	

GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

ANALOG FILTERING PLACE CLOSE TO CONNECTOR

EXTERNAL VIDEO (DVI) INTERFACE

Power key detect path when system is shutdown or asleep... NV17M during shutdown... power key on remote device is pressed... will be low... As host rails rise with remote device path will be disabled as well.

DVI POWER SWITCH

D

C

D






C

B

A

B

A




NOTE: Pull-down for DVI_HPD provided by DVI power switch interface
NOTE: DVI_HPD SHARES Q68 WITH ALS BECAUSE OF BOARD REAL ESTATE

100K pull-ups are for no-panel case (development) Panel has 2K pull-ups

VIDEO CONNECTORS
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with drawing number 051-6694 C, scale none, sheet 22 of 45, and Apple Computer Inc. logo.


MLB - ALS SENSOR



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0856	353S0504	?	U40	ALT FOR SUPPLY PROBLEM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0091	1	XTAL,CER,LOW PROF,8.000MHZ,8X4.5MM,SMD	Y4	CRITICAL	?

LMU




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U52	CRITICAL	?


SLEEP LED




KEYBOARD PULLUPS




USB Trackpad Connector



Keyboard LED Driver



LMU PULL-DOWNS



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHEET	OF	
NONE	23	45	


MMM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0131	3	CAP CER .0330UF,10V,16V,X7R,X5R,0402,SMD	C921,C923,C926	KIONIX_ACCEL
132S0072	3	CAP CER .00150UF,10V,25V,X7R,0402,SMD	C921,C923,C926	ST_ACCEL
341S1630	1	IC,ICTLR,MMM,PIC16F818,SMD,N/PROGRAM	U53	MMM

BOM TABLE USED TO COMPENSATE DIFFERENT OUTPUT RESISTANCE

BATTERY CURRENT SENSE



MMM, BATTERY CURRENT SENSE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	24	45	

HARD DRIVE INTERFACE (UATA100)

EIDE SERIES TERMINATION
PLACE TERMINATORS NEAR INTREPID

WIRELESS INTERFACE

PLACE SERIES R CLOSE TO INTERPID

+3V_SLEEP +5V_HD_SLEEP

D

D

C





C

B

B





A

A



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP?

BLUETOOTH/LEFT-SIDE USB





INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHEET	OF	
NONE	25		45

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL,CER,LW PROF,30.0000MHZ,8X4.5MM,SMD	Y5	CRITICAL	NEC_USB

Y7 LOAD CAPACITANCE IS 16PF

CRITICAL OMIT



- LEFT PORT OC11 B12 NEC_OCI<1> 27
- RIGHT PORT OC12 B11 NEC_OCI<2> 27
- OC13 B10 NEC_OCI<3> 27
- OC14 A10 NEC_OCI<4> 27
- OC15 B9 NEC_OCI<5> 27
- OUT_PPON1 C12 NEC_LEFT_USB_PWREN
- OUT_PPON2 A11 NEC_RIGHT_USB_PWREN
- OUT_PPON3 C11 NEC_PPON3_TP
- OUT_PPON4 C10 NEC_PPON4_TP
- OUT_PPON5 A9 NEC_PPON5_TP
- NC1 P6 NEC_NC1_TP
- NC2 M6 NEC_NC2_TP
- IPD_NTEST1 M8 NTEST1_TP
- IPD_SMC M7 SMC_TP
- IPD_TEB N7 TEB_TP 40
- IPD_AMC P7 NEC_AMC_TP
- IPD_TEST L8 TEST_TP 40
- NANDTEST M10 NEC_NANDTESTEN_TP
- SRCLK M9 SRCLK_TP 40
- SRDTA N9 NEC_NANDTESTOUT_TP
- P9 SRMOD_TP 40
- AVSS(R) N11 NEC_AVSS_F 27
- AVSS P9 NEC_AVSS_F 27
- NEC_USB R286 1.5K
- NEC_USB R794 9.09K

NEED PULL-UP RESISTORS IN CASE USB 1.0 IS USED FOR PORT POWER

PLACE NEAR J3

SUTRO CONNECTOR

PLACE NEAR J12

BUBBA CONNECTOR

USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	27	45	


Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible


Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds










PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
338S0223	338S0079		U49	88E1111 B1



PLACE ALL SERIES RES CLOSE TO PHY



CRITICAL
 U49
 88E1111
 BCC



CONFIG DEFINITIONS

PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS

PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0> PHYADR[2]	PHYADR[1]	PHYADR[0]	
CONFIG<1> ENA_PAUSE	PHYADR[4]	PHYADR[3]	
CONFIG<2> ANEG[3]	ANEG[2]	ANEG[1]	
CONFIG<3> ANEG[0]	ENA_XC	DIS_125	
CONFIG<4> MODE[2]	MODE[1]	MODE[0]	
CONFIG<5> DIS_FC	DIS_SLEEP	MODE[3]	
CONFIG<6> SEL_BDT	INT_POL	75/50 OHM	

MARVELL 88E1111
 10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0086	1	XTAL, CER, 25MHZ, .005%, 20PF, 8X4.5MM, SMD	Y3	CRITICAL	?

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6694	C
SCALE	SHT	OF
NONE	28	45

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

Y3'S LOAD CAPACITANCE IS 20PF



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0011	197S0052	?	G1	SIWARD ALT FOR FW OSC

DSX STRAP OPTIONS
 0 -> BILINGUAL PORT
 1 -> A-ONLY PORT

FIREWIRE


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	29	45	

PORT POWER SWITCH



PORT 0
514S0059
FIREWIRE B - BILINGUAL

TPA (R) OUTPUT
TPA*
VG
SC
VP
TPB
TPB (R) INPUT
TPB*

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING B AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

FIREWIRE A
514-0057
PORT 1
1394A
F-RT-TH

FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6694	C
SCALE	SHT	REV.
NONE	30 OF	45



APPLE COMPUTER INC.

ENABLES PORT POWER WHEN MACHINE IS RUNNING, SHUTDOEN OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	STUFF R867	NO STUFF R867
SHUTDOWN (AC)	1	0	0	1	OFF	ON
SLEEP (AC)	1	0	1	1	ON	ON
RUN (AC)	0	1	1	1	ON	ON
SHUTDOWN (BATT)	1	0	0	0	OFF	OFF
SLEEP (BATT)	1	0	1	0	OFF	OFF
RUN (BATT)	0	1	1	0	ON	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU		



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1707	1	IC,PMU,100PIN,LQFP	U33	

CPU VCORE HI_OC/PMU_AP should have a pull-up to +3V coming out of reset. MIB will have a pull-up to +5V MAIN or +3V SLEEP, which will act as our pulldown since both are off during PMU reset.

Pin	Signal	Pin	Signal
86	P00_D0	7	PMU INT L
85	P01_D1	8	PMU INT NMI
84	KBD Y<1>	9	PMU EPM
83	KBD Y<2>	10	INT PU RESET L
82	KBD Y<3>	11	PMU CPU HRESET L
81	KBD Y<4>	12	PMU ACK L
80	KBD Y<5>	13	PMU CLK
79	KBD Y<6>	14	PMU FROM INT
78	KBD Y<7>	15	PMU TO INT
77	PMU NUMLOCK LED L	16	PMU REQ L
76	PMU CAPSLOCK LED L	17	PMU LID CLOSED L
75	CHARGE LED L	18	PMU RESET BUTTON L
74	PMU POWER UP L	19	PMU NMI BUTTON L
73	PMU SELECT	20	PMU NMI L
72	SOFT_PWR_ON L	21	PMU SMB_DATA
71	COMM_RING_DET L	22	PMU SMB_CLK
70	INT_WATCHDOG L	23	PMU I2C_DATA
69	KBD X<0>	24	PMU I2C_CLK
68	KBD X<1>	25	PMU_BATT0_DET L
67	KBD X<2>	26	PMU_BATT1_DET L PU
66	KBD X<3>	27	NC
65	KBD X<4>	28	INT_PROC_SLEEP_REQ L
64	KBD X<5>	29	PMU_POWERUP_OK
63	KBD X<6>	30	SYS_BATT_ISNS1
62	KBD X<7>	31	PMU_OOPS
61	KBD X<8>	32	PMU_OOPS
60	KBD X<9>	33	PMU_OOPS
59	P30_A8_D7	34	PMU_OOPS
58	P31_A9	35	PMU_OOPS
57	P32_A10	36	PMU_OOPS
56	P33_A11	37	PMU_OOPS
55	P34_A12	38	PMU_OOPS
54	P35_A13	39	PMU_OOPS
53	P36_A14	40	PMU_OOPS
52	P37_A15	41	PMU_OOPS
51	P40_A16	42	PMU_OOPS
50	P41_A17	43	PMU_OOPS
49	P42_A18	44	PMU_OOPS
48	P43_A19	45	PMU_OOPS
47	P44_CS0	46	PMU_OOPS
46	P45_CSI	47	PMU_OOPS
45	P46_CS2	48	PMU_OOPS
44	P47_CS3	49	PMU_OOPS
43	P100_AN0	50	PMU_OOPS
42	P101_AN1	51	PMU_OOPS
41	P102_AN2	52	PMU_OOPS
40	P103_AN3	53	PMU_OOPS
39	P104_AN4_KI0	54	PMU_OOPS
38	P105_AN5_KI1	55	PMU_OOPS
37	P106_AN6_KI2	56	PMU_OOPS
36	P107_AN7_KI3	57	PMU_OOPS
35	P15_D13_INT3	58	PMU_OOPS
34	P16_D14_INT4	59	PMU_OOPS
33	P17_D15_INT5	60	PMU_OOPS
32	P20_A0_D0	61	PMU_OOPS
31	P21_A1_D1_D0	62	PMU_OOPS
30	P22_A2_D2_D1	63	PMU_OOPS
29	P23_A3_D3_D2	64	PMU_OOPS
28	P24_A4_D4_D3	65	PMU_OOPS
27	P25_A5_D5_D4	66	PMU_OOPS
26	P26_A6_D6_D5	67	PMU_OOPS
25	P27_A7_D7_D6	68	PMU_OOPS
24	P80_TA4OUT_U	69	PMU_OOPS
23	P81_TA4IN_U	70	PMU_OOPS
22	P82_INT0	71	PMU_OOPS
21	P83_INT1	72	PMU_OOPS
20	P84_INT2	73	PMU_OOPS
19	P85_NMI	74	PMU_OOPS
18	P86_XCOUT	75	PMU_OOPS
17	P87_XCIN	76	PMU_OOPS
16	P90_TB0IN_CLK3	77	PMU_OOPS
15	P91_TB1IN_SIN3	78	PMU_OOPS
14	P92_TB2IN_SOUT3	79	PMU_OOPS
13	NC	80	PMU_OOPS
12	NC	81	PMU_OOPS
11	INT_PROC_SLEEP_REQ L	82	PMU_OOPS
10	PMU_POWERUP_OK	83	PMU_OOPS
9	SYS_BATT_ISNS1	84	PMU_OOPS
8	PMU_OOPS	85	PMU_OOPS
7	PMU_OOPS	86	PMU_OOPS
6	PMU_OOPS	87	PMU_OOPS
5	PMU_OOPS	88	PMU_OOPS
4	PMU_OOPS	89	PMU_OOPS
3	PMU_OOPS	90	PMU_OOPS
2	PMU_OOPS	91	PMU_OOPS
1	PMU_OOPS	92	PMU_OOPS


Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V 2.066V	1.65V 2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V 2.661V	2.31V 2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V 0.663V	0.33V 0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V- 3.28V	2.97V 3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

Y7'S LOAD CAPACITANCE IS 12.5PF

Keep crystal subcircuit close to PMU.
Y6'S LOAD CAPACITANCE IS 12PF

A29 DETECT CIRCUIT



PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0088	1	XTAL,10.0000MHZ,.013,12PF,8X4.5MM,SMD	Y6	CRITICAL	?

DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)
CRITICAL


DC INRUSH LIMITER

PLACE U23 NEXT TO R460
U23 SENSE VOLTAGE DROP ACROSS R460

1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT

+BATT



$$V_{BATT} = CELLS \times (4.096 + (0.4096 \frac{R_{REFIN}}{V}))$$

$$I_{CHG} = (0.2048/R_{ICTL}) * (V_{REFIN}/V)$$

For 4.15V cells, VCTL = 0.123 RREFIN
 For 4.20V cells, VCTL = 0.245 RREFIN

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	32	45	

D

D

C



C

B

B

A

A



12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S3575	1	RES, MF, 1/16W/357K OHM, 1%, 402, SMD	R521	?	SUPERCAP

APPLE COMPUTER INC.

SCALE: NONE	DRAWING NUMBER: D 051-6694	REV: C
SHT: 33	OF 45	

3.3V/5V MAIN SUPPLY

+24V_PBUS



5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
 3V START TO TURN ON ~25MS AFTER DCDC_EN_L
 DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V_MAIN SWITCHER

DCDC_EN TRUTH TABLE

PMU_POWER_UP	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown

- +5V_SLEEP LOADS
- 1) OPTICAL DRIVE
 - 2) DVI
 - 3) TRACKPAD
 - 4) FANS
 - 5) FIREWIRE PHY

- +3V_SLEEP LOADS
- 1) CPU PLL Config Control
 - 2) INTREPID - IIC AND PCI PULL-UPS
 - 3) MAP31 - 3V RAIL (IF USING D3COLL)
 - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
 - 5) LVDS DDC PULL-UPS
 - 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
 - 7) SOUND BOARD
 - 8) BOOT BANGER
 - 9) HARD DRIVE (IF USING 3V LOGIC)
 - 10) WIRELESS (IF POWERING OFF IN SLEEP)
 - 11) PMU - IIC Pull-ups
 - 12) PCI PULL-UPS

3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)



+5V_MAIN




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S0242	1	IND,PWR,1.0UH,20,20.5A,SMD	L36	CRITICAL	



Keep trace fat (40-100 mils) and short!!




Keep trace fat and short!!



PLACE THIS SHORT AT PIN OF 1000UF CAP CLOSEST TO CPU

MAXUS SLEEP



+3V_MAIN

SLEEP L5

DCDC EN4

MAXI1717 AB SEL

VCORE VPLUS

VCORE SHDN L

VCORE_ILIM

VCORE_REF

VCORE_TON

VCORE_CC

VCORE_VID<0>

VCORE_VID<1>

VCORE_VID<2>

VCORE_VID<3>

VCORE_VID<4>

VCORE_GND

VCORE_OFFSET_SW

VCORE_SEL_OFF

VCORE_SEL_ON

VCORE_OFFSET_SW

VCORE_OFFSET_SW

VCORE_OFFSET_SW

VCORE_OFFSET_SW

VCORE_OFFSET_SW

VCORE_OFFSET_SW

VCORE_OFFSET_SW

VCORE_OFFSET_SW

VCORE_OFFSET_SW

VCORE_OFFSET_SW

VCORE_OFFSET_SW

OUTPUT VOLTAGE

V _{DAC}	D3	D2	D1	D0
2.00	1	2	7	5
1.95	1	2	5	0
1.90	1	2	0	1
1.85	1	2	0	1
1.80	1	2	1	0
1.75	1	2	0	1
1.70	1	2	1	0
1.65	1	2	1	1
1.60	1	2	0	0
1.55	1	2	0	1
1.50	1	2	1	0
1.45	1	2	1	1
1.40	1	2	0	0
1.35	1	2	1	0
1.30	1	2	1	0
NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
 When A/B_ is low (slow): <=1K-ohm -> 0
 >=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, VB = V

GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage.
 $V_{REF} = 2.0V$ WITH A 0.85 SCALE FACTOR, HENCE $V_{OFFSET} = 1.7V * (R1/(R1+R2))$ AND $V_{CORE} = V_{DAC} + V_{OFFSET}$.


NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

1.67GHZ 1.320V -> 0.990V (CPU SPEC: 1.280V -> 0.980V)

FMAC CONNECTOR


M-ST-SM-52465-1217



VCORE SUPPLY


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-6694 C	
SCALE	SHEET	OF
NONE	35	45

1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	36	45	

POWER NET CONSTRAINTS

Table with columns: GROUP, SIG_NAME, VOLTAGE, MIN_LINE_WIDTH, MIN_NECK_WIDTH. Includes categories like MAIN/SLEEP, ADAPTER, BATTERY CHARGER, PMU, MISC HD, TRACKPAD, HALL EFFECT, VIDEO, KB LED, FAN GND, SOUND.

Table with columns: GROUP, SIG_NAME, VOLTAGE, MIN_LINE_WIDTH, MIN_NECK_WIDTH. Includes categories like I/O AREA, INVERTER, TRACKPAD, LVDS, I/O AREA, I/O AREA.

Table with columns: GROUP, SIG_NAME, VOLTAGE, MIN_LINE_WIDTH, MIN_NECK_WIDTH. Includes categories like CPU, DDR RAM, INTREPID PLLS, REFERENCE, CARDBUS, ATI M11, SILICON IMIAGE, 88E1111, FW, USB 2.0, INTREPID SSCG.

Table with columns: GROUP, SIG_NAME, VOLTAGE, MIN_LINE_WIDTH, MIN_NECK_WIDTH. Includes categories like LTC1625 14V SWITCHER, LTC3707 5V SWITCHER, MAX1715 2.5V SWITCHER, CONTROL, MAX1717, LTC1778, LTC3411, LTC1962 INT PLLS.

SIGNAL CONSTRAINTS - PAGE 3

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET OF. Includes Apple logo and drawing details.

FUNCTIONAL TEST POINTS

8	7	6	5	4	3	2	1
FUNC_TEST=YES JTAG_ASIC_TMS 13 28	FUNC_TEST=YES TMDS_CONN_CLKP 22 38	FUNC_TEST=YES TV_C 22	FUNC_TEST=YES PCI_AD<7> 9 12 17 25 27 38	FUNC_TEST=YES PCI_PAR 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS0_L 25 38	FUNC_TEST=YES +5V_INV_SW 22 39	FUNC_TEST=YES +5V_INV_SW 22 39
FUNC_TEST=YES JTAG_ASIC_TDI 28	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=YES PCI_AD<8> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<0> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS1_L 25 38	FUNC_TEST=YES KBD_Y<0> 31	FUNC_TEST=YES LEFT_USB_DM 25 27 38
FUNC_TEST=YES JTAG_ASIC_TDO 13 14	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COMP 22	FUNC_TEST=YES PCI_AD<9> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<1> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_RST_L 25 38	FUNC_TEST=YES KBD_Y<1> 31	FUNC_TEST=YES LEFT_USB_DP 25 27 38
FUNC_TEST=YES JTAG_ASIC_TCK 13 28	FUNC_TEST=YES VGA_B 22	FUNC_TEST=YES SND_TO_AUDIO 14 26	FUNC_TEST=YES PCI_AD<10> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<2> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_WR_L 25 38	FUNC_TEST=YES FW_TP01P 30 38	FUNC_TEST=YES RIGHT_USB_DM 27 33 38
FUNC_TEST=YES JTAG_ASIC_TRST_L 13 28	FUNC_TEST=YES VGA_VSYNC 22	FUNC_TEST=YES SND_SYNC 14 26	FUNC_TEST=YES PCI_AD<11> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<3> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_IOCHRDY 25 38	FUNC_TEST=YES KBD_Y<3> 31	FUNC_TEST=YES RIGHT_USB_DP 27 33 38
FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<12> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_REQ_L 12 25	FUNC_TEST=YES EIDE_OPTICAL_INT 25 38	FUNC_TEST=YES KBD_Y<4> 31	FUNC_TEST=YES NEC_LEFT_USB_PWREN 25 27
FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UP 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<13> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_GNT_L 12 25	FUNC_TEST=YES TPAD_F_TXD	FUNC_TEST=YES KBD_Y<6> 31	FUNC_TEST=YES NEC_LEFT_USB_OVERCURRENT 25 27
FUNC_TEST=YES CPU_HRESET_L 5 6 7	FUNC_TEST=YES DVI_DDC_DATA_UP 22	FUNC_TEST=YES INT_AUDIO_TO_SND 14 26	FUNC_TEST=YES PCI_AD<14> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_INT_L 14 25	FUNC_TEST=YES TPAD_F_RXD	FUNC_TEST=YES KBD_Y<7> 31	FUNC_TEST=YES NEC_RIGHT_USB_PWREN 27 33
FUNC_TEST=YES JTAG_CPU_TMS 5 6	FUNC_TEST=YES LVDS_L0N 19 22 38	FUNC_TEST=YES SND_SCLK 14 26 37	FUNC_TEST=YES PCI_AD<15> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<0> 25 38	FUNC_TEST=YES LID_CLOSED_L 23	FUNC_TEST=YES KBD_NUMLOCK_LED	FUNC_TEST=YES NEC_RIGHT_USB_OVERCURRENT 27 33
FUNC_TEST=YES JTAG_CPU_TDI 5 6	FUNC_TEST=YES LVDS_L0P 19 22 38	FUNC_TEST=YES SND_HW_RESET_L 14 26	FUNC_TEST=YES PCI_AD<16> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<1> 25 38	FUNC_TEST=YES COMM_RESET_L 14 26	+BATT_POS 32 39	FUNC_TEST=YES DDDC_EN 19 30 34 35
FUNC_TEST=YES JTAG_CPU_TDO TP 5	FUNC_TEST=YES LVDS_L1N 19 22 38	FUNC_TEST=YES SND_HP_SENSE_L	FUNC_TEST=YES PCI_AD<17> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<2> 25 38	FUNC_TEST=YES COMM_SHUTDOWN 14 26	BATT_CLK 32	FUNC_TEST=YES BRANG_HRESET_L 6
FUNC_TEST=YES JTAG_CPU_TCK 5 6	FUNC_TEST=YES LVDS_L1P 19 22 38	FUNC_TEST=YES SND_LIN_SENSE_L	FUNC_TEST=YES PCI_AD<18> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<3> 25 38	FUNC_TEST=YES COMM_RING_DET_L 14 26 31	BATT_DATA 32	FUNC_TEST=YES MAIN_RESET_L 14 17 18 20 25 27 31
FUNC_TEST=YES JTAG_CPU_TRST_L 5 6 40	FUNC_TEST=YES LVDS_L2N 19 22 38	FUNC_TEST=YES INT_I2C_DATA2 14 26	FUNC_TEST=YES PCI_AD<19> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<4> 25 38	FUNC_TEST=YES +5V_TPAD_SLEEP	BATT_NEG 32 39	FUNC_TEST=YES RF_DISABLE_L_SPN 25
	FUNC_TEST=YES LVDS_L2P 19 22 38	FUNC_TEST=YES INT_I2C_CLK2 14 26	FUNC_TEST=YES PCI_AD<20> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<5> 25 38	FUNC_TEST=YES +3V_HALL_EFFECT 23 39	PMU_BATT_DET_L 31 32	FUNC_TEST=YES AIRPORT_CLKRUN_L 25
	FUNC_TEST=YES CLKLVDS_LN 19 22 38	FUNC_TEST=YES CHGND4 39	FUNC_TEST=YES PCI_AD<21> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<6> 25 38	FUNC_TEST=YES KBD_CAPSLOCK_LED	FUNC_TEST=YES FANR_GND 39	FUNC_TEST=YES ROM_RW_L 9 12 25
	FUNC_TEST=YES CLKLVDS_LP 19 22 38	FUNC_TEST=YES SLEEP_LED	FUNC_TEST=YES PCI_AD<22> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<7> 25 38	FUNC_TEST=YES KBD_FUNCTION_L 23 31	FUNC_TEST=YES COMM_DTR_L 14 26	FUNC_TEST=YES ROM_ONBOARD_CS_L 9 25
FUNC_TEST=YES INT_I2C_CLK0 6 11 13 23	FUNC_TEST=YES LVDS_U0N 19 22 38		FUNC_TEST=YES PCI_AD<23> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<8> 25 38	FUNC_TEST=YES KBD_CONTROL_L 23 31	FUNC_TEST=YES COMM_RXD 14 26	FUNC_TEST=YES ROM_CS_L 9 12 25
FUNC_TEST=YES INT_I2C_DATA0 6 11 13 23	FUNC_TEST=YES LVDS_U0P 19 22 38		FUNC_TEST=YES PCI_AD<24> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<9> 25 38	FUNC_TEST=YES +3V_BATT1_SENS_N 24	FUNC_TEST=YES PMU_KB_RESET_L	FUNC_TEST=YES CLK33M_AIRPORT 12 25 37
FUNC_TEST=YES INT_I2C_CLK1 13 14 23 24 26	FUNC_TEST=YES LVDS_U1N 19 22 38	FUNC_TEST=YES BT_USB_DM 14 25 38	FUNC_TEST=YES PCI_AD<25> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<10> 25 38	FUNC_TEST=YES KBD_OPTION_L 23 31	FUNC_TEST=YES PWR_BUTTON_L 23 26	FUNC_TEST=YES AIRPORT_IDSEL 25
FUNC_TEST=YES INT_I2C_DATA1 13 14 23 24 26	FUNC_TEST=YES LVDS_U1P 19 22 38	FUNC_TEST=YES BT_USB_DP 14 25 38	FUNC_TEST=YES PCI_AD<26> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<11> 25 38	FUNC_TEST=YES KBD_SHIFT_L 23 31	FUNC_TEST=YES FANL_PWM	FUNC_TEST=YES ROM_OE_L 9 12 25
FUNC_TEST=YES CBUS_DET_1_L 17	FUNC_TEST=YES LVDS_U2N 19 22 38	FUNC_TEST=YES MODEM_USB_DM 14 26 38	FUNC_TEST=YES PCI_AD<27> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<12> 25 38	FUNC_TEST=YES KBD_X<0> 23 31	FUNC_TEST=YES RJ45_DP<0> 28 38	FUNC_TEST=YES INT_MOD_DTI 14 26
FUNC_TEST=YES CBUS_DET_2_L 17	FUNC_TEST=YES LVDS_U2P 19 22 38	FUNC_TEST=YES MODEM_USB_DP 14 26 38	FUNC_TEST=YES PCI_AD<28> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<13> 25 38	FUNC_TEST=YES KBD_X<1> 23 31	FUNC_TEST=YES RJ45_DP<1> 28 38	FUNC_TEST=YES JTAG_CPU_TRST_L 5 6 40
FUNC_TEST=YES TMDS_DN<0> 20 22 38	FUNC_TEST=YES CLKLVDS_UN 19 22 38	FUNC_TEST=YES PCI_AD<0> 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<29> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<14> 25 38	FUNC_TEST=YES KBD_X<3> 23 31	FUNC_TEST=YES RJ45_DP<2> 28 38	FUNC_TEST=YES GPU_VCORE 18 19 39
FUNC_TEST=YES TMDS_DP<0> 20 22 38	FUNC_TEST=YES CLKLVDS_UP 19 22 38	FUNC_TEST=YES PCI_AD<1> 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<30> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<15> 25 38	FUNC_TEST=YES MMM_ACC_SELPTST 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES CPU_VCORE_SLEEP 5 6 35 39
FUNC_TEST=YES TMDS_DN<1> 20 22 38	FUNC_TEST=YES LVDS_DDC_CLK 19 22	FUNC_TEST=YES PCI_AD<2> 9 12 17 25 27 38	FUNC_TEST=YES PCI_FRAME_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMA_RQ 25 38	FUNC_TEST=YES MMM_ACC_X_AXIS 24	FUNC_TEST=YES RJ45_DP<4> 28 38	FUNC_TEST=YES MOD_BITCLK 14 26
FUNC_TEST=YES TMDS_DP<1> 20 22 38	FUNC_TEST=YES LVDS_DDC_DATA 19 22	FUNC_TEST=YES PCI_AD<3> 9 12 17 25 27 38	FUNC_TEST=YES PCI_TRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMAACK_L 25 38	FUNC_TEST=YES MMM_ACC_Y_AXIS 24	FUNC_TEST=YES RJ45_DP<5> 28 38	FUNC_TEST=YES MOD_CLKOUT 14 26
FUNC_TEST=YES TMDS_DN<2> 20 22 38	FUNC_TEST=YES BRIGHT_PWM 22	FUNC_TEST=YES PCI_AD<4> 9 12 17 25 27 38	FUNC_TEST=YES PCI_IRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<0> 25 38	FUNC_TEST=YES MMM_ACC_Z_AXIS 24	FUNC_TEST=YES RJ45_DP<6> 28 38	FUNC_TEST=YES MOD_DTO 14 26
FUNC_TEST=YES TMDS_DP<2> 20 22 38	FUNC_TEST=YES TV_GND1 22 39	FUNC_TEST=YES PCI_AD<5> 9 12 17 25 27 38	FUNC_TEST=YES PCI_DEVSEL_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<1> 25 38	FUNC_TEST=YES FW_TPOOR 30 39	FUNC_TEST=YES RJ45_DP<7> 28 38	FUNC_TEST=YES MOD_SYNC 14 26
FUNC_TEST=YES TMDS_CONN_CLKN 22 38	FUNC_TEST=YES TV_GND2 22 39	FUNC_TEST=YES PCI_AD<6> 9 12 17 25 27 38	FUNC_TEST=YES PCI_STOP_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<2> 25 38	FUNC_TEST=YES VCORE_VID0	FUNC_TEST=YES +3V_PMU 39	FUNC_TEST=YES SLEEP 23 31 34 36
				FUNC_TEST=YES SND AMP_MUTE 26	FUNC_TEST=YES SRCLK_TP 27	FUNC_TEST=YES +5V_DDC_SLEEP 22 39	FUNC_TEST=YES 1778_VFB 19 39
				FUNC_TEST=YES SND_HP_MUTE_INV	FUNC_TEST=YES SRMOD_TP 27	FUNC_TEST=YES +12_BV_INV 22 39	
					FUNC_TEST=YES TER_TP 27	FUNC_TEST=YES VCORE_VID1	
					FUNC_TEST=YES TEST_TP 27	FUNC_TEST=YES VCORE_VID2	
						FUNC_TEST=YES VCORE_VID3	
						FUNC_TEST=YES VCORE_VID4	

FUNCTIONAL TEST POINTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHEET	OF	REV.
	NONE	40	45	C

REVISION HISTORY

12/11/03

- 1) IMPORTED Q41 PRODUCTION RELEASE SCHEMATIC
- 2) CHANGED CPU (U43) TO A7PM
- 3) CHANGED PLL CONFIG STEERING FOR NEW CPU
- 4) CHANGED U44 TO 1584 SYMBOL
- 5) ADDED CPU AVDD LDO (U6)
- 6) ADDED R284 AND R604 TO ADD OPTION FOR PD_L OF U42 (CLOCK CHIP) TO BE DRIVEN BY JTAG_ASIC_TDO FROM INTREPID
- 7) ADDED R608 TO DISCONNECT INT_GP100 FROM OC_FSEL
- 8) CHANGED JTAG_ASIC_TDO TP TO JTAG_ASIC_TDO AND MOVED IT TO INTREPID'S TDO
- 9) CHANGED JTAG_ASIC_TDI TO CONNECT TO ETHERNET PHY'S TDI

12/15/03

- 10) CHANGED PIN 4 (DCDC_EN) ON J11 TO NEC_RIGHT_USBOVERCURRENT
- 11) CHANGED PIN 11 OF J11 TO NC

12/16/03

- 12) ADDED R633 AS PULLUP ON JTAG_ASIC_TDI
- 13) CHANGED CPU_TEMP_DM TO CPU_TEMP_DM
- 14) CHANGED CPU_TEMP_DP TO CPU_TEMP_DP
- 15) CHANGED GPU_TEMP_DP TO GPU_TEMP_DP
- 16) CHANGED GPU_TEMP_DP TP TO GPU_TEMP_DP TP
- 17) CHANGED GPU_TEMP_DM TO GPU_TEMP_DM
- 18) FIXED MISSED CONNECTION WITH MAXBUS_SLEEP TO CPU

12/17/03

- 18) CHANGED R657 (EXTPLL_SDNV_POL_BOOT_STRAP) TO NO STUFF AND REMOVED NO STUFF FROM R153
- 19) UPDATE DIFF NET SPECIFYING TYPE PROPERTY ON POWER SUPPLY SENSE AND THERMAL DIODE DIFF PAIRS
- 20) CHANGED FIREWIRE_OSCILLATOR (G1) TO NEW PREFERRED SUNNY PART

12/18/03

- 21) CHANGED MAX VIA COUNT ON ALL AGP STB NETS TO 5 TO CLEAR DRCS

** RELEASED FOR EVT **

2/10/04

- 22) REMOVED XW11 - JUMPER ON 1.8V SWITCHER OUTPUT
- 23) CHANGED R657 TO STUFFE AND R153 TO NO STUFF
- 24) CHANGED CPU PLL CONFIG TO 9X HIGH AND 5X LOW

** RELEASED FOR DVT **

3/24/04

- 25) REMOVED ALTERNATE BOM OPTION FROM ALTERNATE ETHERNET CRYSTALS

3/29/04

- 26) ADDED ALTERNATE FOR Q41A REV 1.1.1 CPU (U43)
- 27) ADDED ALTERNATES FOR 129M AND 64M R16 W11'S
- 28) CHANGED TMS SERIES RPAKS TO 0 OHMS (RP57,RP27,RP32,RP28)
- 29) ADDED ALTERNATE FOR ALS OP-AMP (U40)

** RELEASED TO REV A **

- 30) CHANGED TMS TERMINATION R,C AND LS TO PRODUCTION VALUES

** RELEASED TO REV A UNDER NEW PART NUMBER **

09/17/2004

- 1) GPU_DVOD<0..12> NETNAME CHANGE TO GPU_DVOD<0..23>
- 2) D8 FROM 1N5227B CHANGE TO BZX84C2V7LT1
- 3) R751 VALUE FROM 10K OHM CHANGE TO 604 OHM
- 4) ADD C935 (0.1UF)
- 5) ADD R867 (0 OHM) FOR IPOD ACTION
- 6) PMU PIN74 NETNAME FROM NC TO PMU_SELECT
- 7) ADD R868 (10K OHM; NO_STUFF) PULL UP TO +3V_PMU
- 8) ADD R869 (10K OHM) PULL DOWN TO GND
- 9) PMU PIN 91 NETNAME FROM NC TO SYS_BATT_ISNS2
- 10) ADD R870 (0 OHM) SYS_BATT_ISNS2 LINK TO SYS_BATT_ISNS
- 11) ADD U51 (INA138)
- 12) ADD R852 (0.010 OHM), R853 (150K OHM) AND R857 (49.9 OHM)
- 13) ADD C917 (0.1UF) AND C925 (10UF)
- 14) ADD DESCRIPTION FOR MMM I2C BUS
- 15) MMM I2C BUS LINK TO INTREPID : INT_I2C_CLK1 AND INT_I2C_DATA1
- 16) CHANGE NETNAME FROM INT_EXTINT11_PU TO MMM_FFIRQ_L
- 17) CHANGE NETNAME FROM INT_EXTINT12_PU TO MMM_SIRQ_L
- 18) ADD R863 (10K OHM) AND R864 (10K OHM) FOR MMM_FFIRQ_L & MMM_SIRQ_L PULL UP TO +3V_MAIN
- 19) ADD U53 (16F818) AND U5 (KXM52)
- 20) ADD R845 (0 OHM), R846 (0 OHM; NO_STUFF), R847 (10K OHM; NO_STUFF), R848 (10K OHM; NO_STUFF)
- 21) ADD R849 (10K OHM), R850 (10K OHM; NO_STUFF), R851 (0 OHM), R854 (10K OHM), R856 (10K OHM)
- 22) ADD R860 (0 OHM), R858 (0 OHM), R859 (0 OHM), R855 (10K OHM), R861 (10K OHM), R862 (10K OHM; NO_STUFF)
- 23) ADD C936 (0.1UF), C918 (0.1UF), C919 (0.1UF), C921 (0.0047UF), C923 (0.0047UF), C926 (0.0047UF), C927 (0.1UF)
- 24) DEL RP44 (100K OHM) AND ADD R874 (100K OHM), R875 (100K OHM) AND R873 (100K OHM)
- 25) ADD R872 (10K OHM) FOR AUDIO_LO_MUTE_L
- 26) ADD R871 (100 OHM) AND SUPERCAP C937 (N20P80; 5.5V; ELEC; 0.33F)
- 27) J21 PIN12 NETNAME FROM NC CHANGE TO THERM_L_OC
- 28) J21 PIN10 NETNAME FROM NC CHANGE TO INT_I2C_DATA1
- 29) J21 PIN11 NETNAME FROM NC CHANGE TO INT_I2C_CLK1
- 30) C592 VALUE FROM 0.001UF CHANGE TO 0.01UF (20%, 50V, 0603)
- 31) U59 FROM MP1518DJ CHANGE TO MM3120
- 32) L11 CHANGE TO 152S0235 (22UH; 3.8*3.8*1.5MM)
- 33) DEL D31
- 34) R202 VALUE FROM 5.23 OHM CHANGE TO 25.5 OHM
- 35) C79 VALUE FROM 2.2UF CHANGE TO 1UF
- 36) ADD Q70 (SI3443), Q34 (2N7002)
- 37) ADD R866 (100K OHM), R865 (4.7 OHM), C929 (0.022UF)

09/20/2004

- 1) ADD R877 (10K OHM)
- 2) ADD R876 (470K OHM; NO_STUFF)

09/21/2004

- 1) ADD R878 AND R879 (0 OHM; NO_STUFF) [ADD A 0-OHM RESISTOR TO BY-PASS THE N-FET ON EACH FAN]

09/22/2004

- 1) R822 (680 OHM CHANGE TO 510 OHM) AND R826 (680 OHM CHANGE TO 510 OHM)

09/23/2004

- 1) ADD NC NETNAME AT U59 PIN6 AND PIN9
- 2) CHANGE R465 CAP SIZE FROM 0603 TO 0805
- 3) BOM OPTION FROM NO STUFF CHANGE TO SUPERCAP

09/24/2004

- 1) CHANGE R465 FROM MF 1/16W TO FF 1/10W
- 2) ADD R880 AND R871 (0 OHM; BOM_OPTION; FOR SUPERCAP AND BACKUP BATTERY SWITCH)
- 3) ADD U60 (LIS3L02AQ; ST SENSOR)
- 4) ADD R881 (10K OHM), R882 (10K OHM), R883 (10K OHM)
- 5) ADD C937 (0.1UF, 10V, 20%, 0402)
- 6) ADD BOM_OPTION (KIONIX_ACCEL AND ST_ACCEL)

10/04/2004

- 1) CHANGE TEST POINT FUNC_TEST=NO FOR FUNC_TP_WRONG_SIDE.LOG
- 2) ADD NO_TEST=YES FOR NOTP.LOG(MMM_PIC_AN2_PD, MMM_PIC_AN3_PU)

10/05/2004

- 1) ADD R850 (0 OHM)

10/15/2004

- 1) REPLACE BOOT BANGER EEPROM U32 WITH 32KX M24256B FUNC_TP_WRONG_SIDE.LOG

12/16/2004

- 1) SCHEMATIC RELEASE FOR PRODUCTION

REVISION HISTORY(1 OF 1)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6694	C
SCALE	SHT	OF
NONE	41	45



D

C

B

A

D

C

B

A

