

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J113 MLB SCHEMATIC

10/03/14

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	Contents	Sync	Date
1	Table of Contents	MASTER	04/09/2013
2	BOM Configuration	J41_MLB	11/06/2010
3	BOM Variants	K21_MLB	02/06/2013
4	PD PARTS	MASTER	04/09/2013
5	CPU GFX/NCTF/RSVD	J41_MLB	02/06/2013
6	CPU Misc/JTAG/CFG/RSVD	J41_MLB	04/09/2013
7	CPU DDR3/LPDDR3 Interfaces	J41_MLB	02/06/2013
8	CPU/PCH POWER	J41_MLB	04/09/2013
9	CPU/PCH GROUNDS	J41_MLB	02/06/2013
10	CPU Decoupling	WILL_J43	01/09/2013
11	PCH Decoupling	J41_MLB	02/07/2013
12	PCH Audio/JTAG/SATA/CLK	J41_MLB	02/06/2013
13	PCH PM/PCI/GFX	J41_MLB	02/06/2013
14	PCH PCIe/USB/LPC/SPI/SMBus	J41_MLB	02/06/2013
15	PCH GPIO/MISC/LPIO	J41_MLB	04/02/2013
16	CPU/PCH Merged XDP	J41_MLB	02/06/2013
17	Chipset Support	J41_MLB	02/06/2013
18	Project Chipset Support	J41_MLB	02/15/2013
19	DDR3 VREF MARGINING	J41_MLB	02/12/2013
20	LPDDR3 DRAM Channel A (0-31)	J41_MLB	02/06/2013
21	LPDDR3 DRAM Channel A (32-63)	J41_MLB	02/06/2013
22	LPDDR3 DRAM Channel B (0-31)	J41_MLB	02/06/2013
23	LPDDR3 DRAM Channel B (32-63)	J41_MLB	02/06/2013
24	LPDDR3 DRAM Termination	J41_MLB	02/06/2013
25	Thunderbolt Host (1 of 2)	J41_MLB	02/06/2013
26	Thunderbolt Host (2 of 2)	J41_MLB	02/06/2013
27	TBT Power Support	J41_MLB	02/06/2013
28	Thunderbolt Connector A	J41_MLB	02/07/2013
29	Wireless Connector	J41_MLB	02/06/2013
30	SSD Connector	J41_MLB	04/09/2013
31	Camera 1 of 2	J41_MLB	04/02/2013
32	Camera 2 of 2	J41_MLB	03/20/2013
33	SD READER CONNECTOR	MASTER	07/01/2011
34	SD CONTROLLER (GL3219)	MASTER	10/11/2010
35	External A USB3 Connector	J41_MLB	02/07/2013
36	IPD Connector	J41_MLB	02/12/2013
37	SMC	J41_MLB	02/06/2013
38	SMC Shared Support	J41_MLB	02/06/2013
39	SMC Project Support	J41_MLB	02/06/2013
40	SMBus Connections	J41_MLB	02/06/2013
41	High Side Current Sensing	J41_MLB	03/28/2013
42	Voltage & Load Side Current Sensing	J41_MLB	03/28/2013
43	Debug Sensors 1	J41_MLB	03/28/2013
44	Thermal Sensors	J41_MLB	02/06/2013
45	Fan	J41_MLB	02/06/2013

Page	Contents	Sync	Date
46	LPC+SPI Debug Connector	J41_MLB	04/02/2013
47	Audio: Speaker Amp	J41_MLB	04/26/2013
48	Battery Connector	MASTER	04/09/2013
49	DC-In & G3H Supply	J41_MLB	02/06/2013
50	PBus Supply & Battery Charger	J41_MLB	05/21/2013
51	CPU VR12.6 VCC Regulator IC	J41_MLB	04/09/2013
52	CPU VR12.5 VCC Power Stage	J41_MLB	05/21/2013
53	LPDDR3 Supply	J41_MLB	05/21/2013
54	5V S4RS3 / 3.3V S5 Power Supply	J41_MLB	09/17/2012
55	1.05V S0 Power Supply	J41_MLB	05/21/2013
56	LCD/KBD Backlight Driver	J41_MLB	02/06/2013
57	Misc Power Supplies	J41_MLB	02/06/2013
58	Power FETs	J41_MLB	02/06/2013
59	Power Control	J41_MLB	02/06/2013
60	Internal DisplayPort Connector	J41_MLB	02/06/2013
61	Left I/O (LIO) Connector	CLEAR_J43	11/13/2012
62	Power Aliases	J41_MLB	01/30/2013
63	Signal Aliases	J41_MLB	08/30/2012
64	Func Test / No Test	J41_MLB	02/01/2013
65	Project FCT/NC/Aliases	J41_MLB	09/13/2012
66	PCB Rule Definitions	CONSTRAINTS	10/24/2012
67	CPU Constraints	CONSTRAINTS	09/25/2012
68	PCH Constraints 1	CLEAR_J43	11/13/2012
69	PCH Constraints 2	J41_MLB	12/14/2012
70	Memory Constraints	CONSTRAINTS	09/25/2012
71	Thunderbolt Constraints	CONSTRAINTS	09/25/2012
72	Camera Constraints	J41_MLB	01/30/2013
73	SMC Constraints	CONSTRAINTS	09/25/2012
74	Project Specific Constraints	J41_MLB	12/07/2012
75	Project Specific Constraints	CONSTRAINTS	09/25/2012
76	Reference	J41_MLB	07/09/2012

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00385	1	SCHEN_MLB_343A	SCH	CRITICAL	
820-00165	1	PCBP_MLB_343	PCB	CRITICAL	

DRAWING
TITLE-MLB
ABBREV-CRAWLING
APPD-20130911 04:11:53 10/03/2014

PRODUCT SAFETY REQUIREMENTS:
PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE <PART_DESCRIPTION>		DRAWING NUMBER <SCH_NUM>	SIZE D
Apple Inc.		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 1 OF 121	
		SHEET 1 OF 76	

8

7

6

5

4

3

2

1

BOM Groups

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include MLB_COMMON, MLB_MISC, MLB_DEVEL:ENG, MLB_DEVEL:PVT, MLB_DEBUG:ENG, MLB_DEBUG:PVT, MLB_DEBUG:PROD.

Current Sensor Configuration

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include ISNS:ENG, ISNS:PROD.

CPU DRAM SPD Straps

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include DDR3:HYNIX_4GB, DDR3:HYNIX_8GB, DDR3:SAMSUNG_4GB, DDR3:SAMSUNG_8GB, DDR3:ELPIDA_4GB, DDR3:ELPIDA_8GB, DDR3:MICRON_4GB, DDR3:MICRON_8GB, DDR3:HYNIX_16GB, DDR3:SAMSUNG_16GB, DDR3:ELPIDA_16GB, DDR3:MICRON_16GB.

Programmable Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 335S0915, 341S00159, 338S1214, 335S00006, 335S00007, 341S00153.

Module Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 337S00029, 337S00073, 338S00069, 338S1264, 607-6811, 946-5477, 825-7987, 376S00036, 376S00037, 376S1194, 376S1193, 900-0090, 825-7670.

DRAM Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 333S0677, 333S0681, 333S00001, 333S00003, 333S0793, 333S0791, 333S0793, 333S0791, 333S0789.

CPU DRAM CFG Chart

Table with 3 columns: VENDOR, CFG 1, CFG 0. Rows include HYNIX, SAMSUNG, MICRON, ELPIDA.

Table with 3 columns: SIZE, CFG 3, CFG 2. Rows include 4GB, 8GB, 16GB, RSVD.

Alternate Parts

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists various alternate part numbers and their corresponding BOM options.

BOM Configuration header with Apple Inc. logo, drawing number, revision, and a notice of proprietary property.

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-00623	PCBA,MLB,BEST,HY-4GB,X430	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00624	PCBA,MLB,BEST,HY-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00625	PCBA,MLB,BEST,HY-16GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_16GB
639-00626	PCBA,MLB,BEST,SM-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00627	PCBA,MLB,BEST,SM-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00628	PCBA,MLB,BEST,MI-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_4GB
639-00629	PCBA,MLB,BEST,MI-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_8GB
639-00630	PCBA,MLB,BEST,MI-16GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_16GB
639-00631	PCBA,MLB,BEST,EL-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:ELPIDA_4GB
639-00632	PCBA,MLB,BEST,EL-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:ELPIDA_8GB
639-00633	PCBA,MLB,BETTER,HY-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00634	PCBA,MLB,BETTER,HY-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00635	PCBA,MLB,BETTER,HY-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_16GB
639-00636	PCBA,MLB,BETTER,SM-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00637	PCBA,MLB,BETTER,SM-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00638	PCBA,MLB,BETTER,MI-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_4GB
639-00639	PCBA,MLB,BETTER,MI-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_8GB
639-00640	PCBA,MLB,BETTER,MI-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_16GB
639-00641	PCBA,MLB,BETTER,EL-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_4GB
639-00642	PCBA,MLB,BETTER,EL-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_8GB
685-00046	CMN PTS,PCBA,MLB,X433	MLB_COMMON,J113_MLB
685-00047	VCORE FET,REN,X433	VCORE_FET:REN
685-00048	VCORE FET,VSHY,X433	VCORE_FET:VSHY
639-00697	PCBA,MLB,BETTER,EL-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_16GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
685-00047	685-00048		ALL	REPLACE ALL TO VSHY
33380704	33380700		ALL	REPLACE ONE FROM ALL TO VSHY

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1246	1	IC,QL3219,128B1 SD CARD READER,440,1QFN	U4500	CRITICAL	

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S00148	1	IC,SMC-80,EXT(VXXXX),X9070 D,J113	U5000	CRITICAL	SMC:PROG

Sub-BOMs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00046	1	CMN PTS,PCBA,MLB,J113	CMNPTS	CRITICAL	MLB_CMNPTS
685-00048	1	VCORE FET,VSHY,J113	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
BOM Variants			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	3 OF 121
		SHEET	3 OF 76


PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN_TOPSIDE_ABT_241/243	TBTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN_TOPSIDE_COVER_ABT_241/243	TBTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN_TBT_211/213	TBT_FENCE	CRITICAL	
806-3215	1	CAN_COVER_TBT_211/213	TBT_COVER	CRITICAL	
806-3216	1	CAN_MDP_211/213	MDPCAN	CRITICAL	
806-3083	1	SHLD_USB_MLR_211/213	USBCAN	CRITICAL	


Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins



DisplayPort Pogo





USB/SD Card Pogo





Can Slots





2x TBT pin diodes



2x MDP Connector



2x TBT chip



2x USB Connector

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE PD PARTS			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
4 OF 121		4 OF 76	

D

D

C




C

B

B


A

A



SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PAGE TITLE			
CPU GFX/NCTF/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	5 OF 121
		SHEET	5 OF 76

D



D

C

C

B

B

CFG<10>:SAFE MODE BOOT 1 = NORMAL OPERATION 0 = POWER FEATURES NOT ACTIVE



CFG<9>:NO SVID-CAPABLE VR 1 = VR SUPPORTS SVID 0 = VR DOES NOT SUPPORT SVID

CFG<8>:ALLOW NOA ON LOCKED UNITS 1 = NORMAL OPERATION 0 = NOA ALWAYS UNLOCKED

CFG<4>:eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED

CFG<1>:PCH-LESS MODE 1 = NORMAL OPERATION 0 = PCH-LESS MODE

CFG<0>:RESET SEQUENCE STALL 1 = NORMAL OPERATION 0 = STALL AFTER PCU PLL LOCK




A


A

SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PAGE TITLE CPU Misc/JTAG/CFG/RSVD			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		6 OF 121	
SHEET		6 OF 76	

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.




CRITICAL OMIT TABLE

SYM	DESCRIPTION	VALUE	PLACEMENT
55 51 42 38 17 16 15 11 8 6	PP1V05_S0	100	100
64 62 59 58	PP1V05_S0	100	100
67 51	CPU VIDALERT L	0	0
67 51	CPU VIDSCLK	0	0
67 51	CPU VIDSOUT	0	0
55 51 42 38 17 16 15 11 8 6	PP1V05_S0	100	100
64 62 59 58	PP1V05_S0	100	100
55 51 42 38 17 16 15 11 8 6	PP1V05_S0	100	100
64 62 59 58	PP1V05_S0	100	100
14	PP1V05_S0_PCH_VCCUSB3PLL	41mA Max	
12 11	PP1V05_S0_PCH_VCCSATA3PLL	42mA Max	
11	PP1V05_S0_PCH_VCCAPLL_OPI	57mA Max	
58 17 11	PP1V5_S0_AUDIO_HDA	11mA Max	
62 59 58 57 46 18 14 11	PP3V3_S0	59mA Max[1]	
42 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	PP3V3_S5	114mA Max	
30 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	PP3V3_S0	40mA Max[1]	
11	PP1V05_S0_PCH_VCC_ICC	VCCCLK: 200mA Max	
12 11	PP1V05_S0_PCH_VCCACKPLL	31mA Max	
61 42 38 17 16 15 11 8 6	PP1V05_S0	VCCCLK: 200mA Max	
62 59 58 57 46 18 14 11	PP3V3_S0	3.3mA Max[1]	

SYNC MASTER=143_MLB SYNC DATE=10/02/2012
 PAGE TITLE: CPU/PCH POWER

Apple Inc.	DRAWING NUMBER: <SCH_NUM>	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:	REVISION: <E4LABEL>	BRANCH: <BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE: 8 OF 121	SHEET: 8 OF 76
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		




SYNCH MASTER=143 MLB		SYNCH DATE=10/02/2012	
CPU/PCH GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	9 OF 121
		SHEET	9 OF 76

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
 Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


64 62 52 42 8_PPVCC_S0_CPU




CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603
 Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

42 8_PPVMEMIO_S0_CPU




SYNC MASTER=WILL J43		SYNC DATE=01/08/2013	
CPU Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	10 OF 121
		SHEET	10 OF 76




LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=141_MLB		SYNC DATE=02/07/2013	
PAGE TITLE			
PCH Decoupling		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	12 OF 121
		SHEET	11 OF 76



SYNC MASTER=WILL J43 SYNC DATE=12/17/2012
 PAGE TITLE
PCH Audio/JTAG/SATA/CLK
 Apple Inc.
 DRAWING NUMBER: <SCH_NUM> SIZE: D
 REVISION: <E4LABEL>
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH: <BRANCH>
 PAGE: 13 OF 121
 SHEET: 12 OF 76




SYNC MASTER=J43_MLB SYNC DATE=02/20/2013

PAGE TITLE: PCH PM/PCI/GFX


Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
14 OF 121	
SHEET	
13 OF 76	


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PAGE TITLE			
PCH PCIe/USB/LPC/SPI/SMBus			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	15 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	14 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H



GPIO12:
 CR: TBT_G02SX_BIDIR, requires 100k pull-up to SUS
 RR/FR: DPHDMIMUX_SEL_TBT, requires 100k pull-up to TBTLC





Component	Value	Pin	Signal
R1610	100K	15 16	XDP PCH GPIO76
R1614	100K	15 16 64	XDP LECPLUS GPIO
R1615	100K	15 16	XDP PCH GPIO17
R1616	100K	15 34	SD RESET L
R1617	100K	15 37	SMC WAKE SCI L
R1618	100K	15 36	TPAD SPI INT L
R1619	100K	15 36	TPAD USB IF EN
R1620	100K	15 30 58 59	SSD PWR EN
R1622	100K	15 64	HDD PWR EN
R1623	100K	15 16 33	XDP SDCONN STATE CHANGE L
R1624	100K	15 34	SD PWR EN
R1625	100K	15 25	TBT PWR EN
R1626	100K	15 16 25	XDP JTAG ISP TCK
R1627	100K	15 16 18 25	XDP JTAG ISP TDI
R1628	100K	15 18	JTAG TBT TMS PCH
R1629	100K	15 58	PCH HSIO PWR EN
R1630	100K	15 36	TPAD SPI IF EN
R1632	100K	15 46 64	SPIROM USE MLB
R1633	100K	15 18	CAMERA PWR EN PCH
R1634	100K	15	TPAD SPI INT GPIO46 L
R1637	100K	15 30 64	SSD SR EN L
R1638	100K	15 29	AP S0IX WAKE SEL
R1640	100K	15 16	XDP FW PME L
R1652	10K	15 37 64	LPC SERIRO
R1691	100K	15 64	BT PWRST L
R1693	100K	15 64	ENET MEDIA SENSE
R1694	100K	15 64	LCD IRQ L
R1695	100K	15 64	LCD PSR EN

CRITICAL OMIT_TABLE

Pin	Signal
P1	XDP PCH GPIO76
AU2	XDP MLB RAMCFG0
AM7	HDMITBTMUX_SEL_TBT
AD6	TP MEM VDD_SEL_V1V5_L
Y1	XDP LECPLUS GPIO
T3	XDP PCH GPIO17
AD5	SD RESET L
AN5	SMC WAKE SCI L
AD7	TPAD SPI INT GPIO28 L
AN3	TPAD USB IF EN
AG6	SSD PWR EN
AP1	PCH TBT PCIE RESET L
AL4	HDD PWR EN
AT5	XDP SDCONN STATE CHANGE L
AK4	SD PWR EN
AB6	TBT PWR EN
U4	XDP JTAG ISP TCK
Y3	XDP JTAG ISP TDI
P3	JTAG TBT TMS PCH
Y2	PCH HSIO PWR EN
AT3	TPAD SPI IF EN
AH4	XDP MLB RAMCFG3
AM4	SPIROM USE MLB
AG5	CAMERA PWR EN PCH
AG3	TPAD SPI INT GPIO46 L
AM3	XDP MLB RAMCFG1
AM2	XDP MLB RAMCFG2
P2	SSD SR EN L
C4	AP S0IX WAKE SEL
L2	SSD RESET L
N5	CAM PCIE RESET L
V2	PCH TCO TIMER DISABLE

Pin	Signal
D60	PM THERMTRIP L
V4	TBT_CIO_PLUG_EVENT L
T4	LPC SERIRO
AW15	PCH_OPI_COMP
AF20	XNC
AB21	XNC
R6	AUD_SPI_CS_L
L6	AUD_SPI_CLK
N6	AUD_SPI_MISO
L8	AUD_SPI_MOSI
R7	TPAD_SPI_CS_L
L5	TPAD_SPI_CLK
N7	TPAD_SPI_MISO
K2	TPAD_SPI_MOSI
J1	PCH_BT_UART_D2R
K3	PCH_BT_UART_R2D
J2	PCH_BT_UART_RTS_L
G1	PCH_BT_UART_CTS_L
K4	PCH_UART1_RXD
G2	PCH_UART1_TXD
J3	JTAG_ISP_TDO
J4	PCH_UART1_CTS_L
F2	AP_S0IX_WAKE_L
F3	AP_RESET_L
G4	PCH_I2C1_SDA
F1	PCH_I2C1_SCL
E3	TBT_POC_RESET_L
F4	BT_PWRST_L
D3	PCH_STRP_TOPBLK_SWP_L
E4	ENET_MEDIA_SENSE
C3	LCD_IRQ_L
E2	LCD_PSR_EN

Pull-up/down on chipset support page (depends on TBT controller)
 Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
 Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).





Pull-up on TBT page
 Requires connection to SMC via 1K series R

Pin	Signal	Value	Pin	Signal
64 15	AUD_SPI_CS_L	R1660 100K	2	
64 15	AUD_SPI_CLK	R1661 100K	2	
64 15	AUD_SPI_MISO	R1662 100K	2	
64 15	AUD_SPI_MOSI	R1663 100K	2	
36 15	TPAD_SPI_CS_L	R1664 47K	2	
68 36 15	TPAD_SPI_CLK	R1665 47K	2	
68 36 15	TPAD_SPI_MISO	R1666 47K	2	
68 36 15	TPAD_SPI_MOSI	R1667 47K	2	
64 15	PCH_BT_UART_D2R	R1668 47K	2	
64 15	PCH_BT_UART_R2D	R1669 47K	2	
15	PCH_UART1_RXD	R1672 47K	2	
15	PCH_UART1_TXD	R1673 47K	2	
18 15	JTAG_ISP_TDO	R1674 100K	2	
15	PCH_UART1_CTS_L	R1675 47K	2	
29 15	AP_S0IX_WAKE_L	R1676 100K	2	
15	PCH_I2C1_SDA	R1678 2.2K	2	
15	PCH_I2C1_SCL	R1679 2.2K	2	
64 15	PCH_BT_UART_RTS_L	R1670 47K	2	
64 15	PCH_BT_UART_CTS_L	R1677 47K	2	


SYNC MASTER=WILL_J43 SYNC DATE=01/14/2013
 DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 16 OF 121
 SHEET: 15 OF 76

Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

Extra BPM Testpoints



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.




TDI and TMS are terminated in CPU.


PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals






Non-XDP Signals



Unused & MLB_RAMCFGx GPIOs have TPs.
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.
 SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
 JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.
 SSD_PCIE0_SEL_L straps are connected via 1k to common net.
 LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



SYNC MASTER=WILL_J43		SYNC DATE=12/17/2012	
PAGE TITLE			
CPU/PCH Merged XDP		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	18 OF 121
		SHEET	16 OF 76

System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal


This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

PP3V42 G3H
Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot (no RC)


PP3V3 S5
Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5

GreenCLK 25MHz Power
Must be powered if any VDDIO is powered.


CAM XTAL Power
TBT XTAL Power




PCH 24MHz Crystal



PCH 24MHz Outputs




PCH Reset Button




Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




PCH ME Disable Strap




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

VCCST (1.05V S0) PWRGD




PCH PWROK Generation




SYNC MASTER=143 MLB1		SYNC DATE=01/09/2013	
PAGE TITLE			
Chipset Support		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	19 OF 121
		SHEET	17 OF 76

Platform Reset Connections




Scrub for Layout Optimization




Power State Debug LEDs

(For development only)




GreenCLK 25MHz Power



Redwood Ridge JTAG Isolation


TBTLIC can be on when S0 is off, and vice-versa. Isolation ensures no leakage to RR or PCH.



NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention. NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary.


DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface. DP++ spec violation, should remove!




Thunderbolt Pull-up/downs

CR: TBT_GO2SX_BIDIR, requires 100k pull-up to SUS. RR/FR: DPHDMXMUX_SEL_TBT, requires 100k pull-up to TBTLIC (on TBT page).




TBT Aliases




No MAKE_BASE on TCK/TDI as these are provided on XDP page.

RAM Configuration Straps

Pull-downs for chip-down RAM systems



LPDDR3 Alias Support



SYNC MASTER=143_MLB SYNC DATE=01/17/2013

Project Chipset Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 20 OF 121
SHEET: 18 OF 76

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 - DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining


FETs for CPU isolation during DAC margining

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) 7.77mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.




NOTE: MEMVREG and SPARE share a DAC output, cannot enable both at the same time!

RST* on 'platform reset' so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

VRef Dividers

Always used, regardless of margining option.



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V) DDR3L (1.35V)
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV) 0.972V - 1.714V (+/- 371mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA) 0.000V - 2.694V (0x00 - 0xD1)
Vref current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced) +25uA - -25uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output 3.53mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=I41_MLB SYNC DATE=02/12/2013

DDR3 VREF MARGINING

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 22 OF 121

SHEET: 19 OF 76


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

LPDDR3 CHANNEL A (0-31)




SYNC MASTER=141_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A (0-31)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	23 OF 121
		SHEET	20 OF 76

LPDDR3 CHANNEL A (32-63)




SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		24 OF 121	
SHEET		21 OF 76	
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>			

LPDDR3 CHANNEL B (0-31)





SYNC MASTER=141_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		25 OF 121	
SHEET		22 OF 76	

LPDDR3 CHANNEL B (32-63)




SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		26 OF 121	
SHEET		23 OF 76	
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>			

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



SYNC MASTER=141_MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Termination			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	<E4LABEL>	
	BRANCH	<BRANCH>	
PAGE	27 OF 121		
SHEET	24 OF 76		



CRITICAL OMIT_TABLE

U2800
FALCON-RIDGE-FR2C
FCBGA
SYM 1 OF 2

PCI-E GEN2

MISC

DISPLAY PORT

PORTS


Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash. If strap != bit then security is enabled?

Divides 3.3V to 1.8V

- NOTE: The following pins require testpoints:
0 - GPIO_13
1 - GPIO_1
2 - GPIO_2
3 - GPIO_3
4 - GPIO_5
5 - PCIE_RST_1_N
6 - PCIE_RST_2_N
7 - PCIE_RST_3_N
8 - GPIO_15
9 - GPIO_11
10 - GPIO_14
11 - GPIO_0
12 - GPIO_12
13 - GPIO_10
14 - PB_LSTX
15 - PB_LSRX

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

Thunderbolt Host (1 of 2)
Apple Inc.
DRAWING NUMBER <SCH_NUM>
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 28 OF 121
SHEET 25 OF 76



U2940	
Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
	@ 1.05V
	11.5 mOhm Max
	Max Current = 4A (85C)

1.05V TBT "CIO" Switch
Internal switch not functional on RR.

Q2945
DMN5L06VK-7
SOT563

Q2945
DMN5L06VK-7
SOT563

TBT "POC" Power-up Reset

SYMC PARTSHEET ID: PAGE TITLE:		SYMC DATE: 12/17/2015	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	29 OF 121
		SHEET	26 OF 76

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).


Page Notes

Power aliases required by this page:
 - PPVIN_BM_TBTBST (8-13V Boost Input)
 - PP15V_TBT_REG (15V Boost Output)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


TBT 15V Boost Regulator



UVLO(falling) = 1.22 * (R1 + R2) / R2
 UVLO(rising) = UVLO(falling) + (2uA * R1)
 UVLO = 4.55V (falling), 4.95 (rising)


Vout = 1.6V * (1 + Ra / Rb)

BATLOW# Isolation



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
TBT Power Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	30 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	27 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

3.3V/HV Power MUX




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880145	2	RES_WTL_P12M_1/20W_17.0K_1.0201_060_LF	R3210,R3213		TBTHV:P12V
11880145	2	RES_WTL_P12M_1/20W_17.0K_1.0201_060_LF	R3211,R3214		TBTHV:P12V

Nominal Min Max
IHVS0/S3 1100mA 1030mA 1200mA
IHVS0 890mA 830mA 930mA (assumes 15V, 12W minimum)
IHVS3 890mA 830mA 930mA (assumes 3S, 9-12.6V, 7.5-11.7W)

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)

Thunderbolt Connector A




SYMC_WATERS-CTD_EE SYMC_DATE=10/26/2011

Thunderbolt Connector A

Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
32 OF 121	
SHEET	
28 OF 76	


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max


SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Wireless Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Per Intel PDG, use PCIe style decoupling, when muxing PCIe & SATA

PCIe polarity inversion and lane reversal are only permitted on the device side, provided the device PHY supports it.

SYNC MASTER=143 MLB		SYNC DATE=02/20/2013	
SSD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	37 OF 121
		SHEET	30 OF 76




Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

SYNCH_MASTER=J41_HLBI
 SYNC_DATE=01/09/2013

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 39 OF 121
 SHEET: 31 OF 76






DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		
<E4LABEL>		
BRANCH		
<BRANCH>		
PAGE		40 OF 121
SHEET		32 OF 76

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Camera 2 of 2


Apple Inc.

SYNC_MASTER=J44_HLB SYNC_DATE=09/14/2011



SYNC MASTER=MASTER		SYNC DATE=07/01/2011	
PAGE TITLE			
SD READER CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		44 OF 121	
SHEET		33 OF 76	

3.3V S3 SD Card Switch




Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A



SYNC MASTER=MASTER		SYNC DATE=10/11/2011	
PAGE TITLE			
SD CONTROLLER (GL3219)		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	45 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	34 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Right USB Port A


USB Port Power Switch



Mojo SMC Debug Mux



SYNC MASTER=J43_MLB		SYNC DATE=02/20/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




IPD Flex Connector

CRITICAL
518S0884

J4800
TF13BS-20S-0.4SH
P-RT-0M-1

SYNC MASTER=143 MLB		SYNC DATE=01/17/2013	
IPD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	48 OF 121
		SHEET	36 OF 76




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


SYNC MASTER=J41.MLB		SYNC DATE=02/06/2013	
PAGE TITLE		PAGE TITLE	
SMC		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	50 OF 121
		SHEET	37 OF 76

SMC Reset "Button", Supervisor & AVREF Supply





MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"




SMC Crystal Circuit

SMC USB Clock require these crystal
values:5,6,8,10,12,16,18,20,24,25 MHz



SMC12 PECI Support




SMC BC ACOK MAKE_BASE=TRUE

SMC PME S4 DARK L MAKE_BASE=TRUE

PM CLK32K SUSCLK R

SMC CLK32K



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
SMC Shared Support			
	Apple Inc.		DRAWING NUMBER <SCH_NUM>
			REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH <BRANCH>
			PAGE 51 OF 121
			SHEET 38 OF 76

D

D

C

C

B





B

A


A

41 39 37	SMC_HS_COMPUTING_ISENSE	==	SMC_HS_COMPUTING_ISENSE	37 39 41
42 39 37	SMC_PBUS_VSENSE	==	SMC_PBUS_VSENSE	37 39 42
41 39 37	SMC_BMON_ISENSE	==	SMC_BMON_ISENSE	37 39 41
41 39 37	SMC_DCIN_ISENSE	==	SMC_DCIN_ISENSE	37 39 41
42 39 37	SMC_DCIN_VSENSE	==	SMC_DCIN_VSENSE	37 39 42
43 39 37	SMC_BMON_DISCRETE_ISENSE	==	SMC_BMON_DISCRETE_ISENSE	37 39 43
42 39 37	SMC_CPU_ISENSE	==	SMC_CPU_ISENSE	37 39 42
41 39 37	SMC_OTHER_HI_ISENSE	==	SMC_OTHER_HI_ISENSE	37 39 41
43 39 37	SMC_PANEL_ISENSE	==	SMC_PANEL_ISENSE	37 39 43
41 39 37	SMC_IV2S3_ISENSE	==	SMC_IV2S3_ISENSE	37 39 41
41 39 37	SMC_LCDBKLT_ISENSE	==	SMC_LCDBKLT_ISENSE	37 39 41
42 39 37	SMC_P3V3S5_ISENSE	==	SMC_P3V3S5_ISENSE	37 39 42
41 39 37	SMC_WLAN_ISENSE	==	SMC_WLAN_ISENSE	37 39 41
41 39 37	SMC_SSD_ISENSE	==	SMC_SSD_ISENSE	37 39 41
41 39 37	SMC_P3V3S0_ISENSE	==	SMC_P3V3S0_ISENSE	37 39 41
41 39 37	SMC_CAMERA_ISENSE	==	SMC_CAMERA_ISENSE	37 39 41
	PP3V3_S0SW_SD	==	PP3V3_S0SW_SD	15 34 37 SD alias on page 103
42 39 37	SMC_P1V05S0_VSENSE	==	SMC_P1V05S0_VSENSE	37 39 42
42 39 37	SMC_CPUDDR_ISENSE	==	SMC_CPUDDR_ISENSE	37 39 42
42 39 37	SMC_P1V05S0_ISENSE	==	SMC_P1V05S0_ISENSE	37 39 42
42 39 37	SMC_CPU_VSENSE	==	SMC_CPU_VSENSE	37 39 42
43 39 37	SMC_CPUVR_ADJUST_ISENSE	==	SMC_CPUVR_ADJUST_ISENSE	37 39 43
43 39 37	SMC_CPU_IMON_ISENSE	==	SMC_CPU_IMON_ISENSE	37 39 43
64 41 39 38 29	PP3V3_WLAN	==	PP3V3_WLAN	29 37 38 39 41 64


Top-Block Swap



SYNC MASTER=141_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
SMC Project Support			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
52 OF 121		39 OF 76	



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
SMBus Connections		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	53 OF 121
		SHEET	40 OF 76



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5445		3V3S0_ISNS:NO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.0030M,1W,4-TERM,1%,0612,TPT	R5480	CRITICAL	

SYNC MASTER=141 MLR SYNC DATE=03/28/2013
PAGE TITLE


High Side Current Sensing

Apple Inc.


DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	54 OF 121
SHEET	41 OF 76

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5575		CPUDDR_ISNS:NO

Apple Inc.

Voltage & Load Side Current Sensing

Apple Inc. logo


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 55 OF 121
 SHEET: 42 OF 76

SYNC MASTER=141_MLB SYNC DATE=03/28/2013

ICS3 : Adjustable Gain CPU VR Current


Sense Pins gain stage for U5800 (EMC1704)




ILDC :LCD Panel Current Sense / Filter

In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA




VR IMON Current Sense Filter



Discrete High side Current threshold

BMON : Discrete BMON Current Sense / Filter

Vref = 0.406mV Vth = 0.442 = 1A from Battery
Vtl = 0.290mV = 0.687A from battery
Hysteresis TBD based on RC value changes



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES_MP,1/20W,100K OHM,5,0201,SMD	C5675		PANEL_ISNS:NO


Debug Sensors 1

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
56 OF 121	
SHEET	
43 OF 76	


CPU Proximity, Inlet, DDR and BMON THR Sensor



TBT,MLB Bottom Proximity Sensors




TBT, MLBBOT and TBD Temp Sensor




SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	58 OF 121
		SHEET	44 OF 76

FAN CONNECTOR



SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Fan			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	60 OF 121
		SHEET	45 OF 76


SPI ROM
 Quad-IO Mode (Mode 0 & 3) supported.
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




NOTE: If HOLD* is asserted ROM will ignore SPI cycles in normal and Dual-IO modes.

Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI+SWD SAM Connector



SPI Bus Series Termination



CPU Master

MLB ROM Slave

SAM Card ROM Slave

SMC12 Master

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
PAGE TITLE			
SPI Debug Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	61 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	46 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=CPU SUPPORT

8 7 6 5 4 3 2 1


SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB

Right Speaker Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
132S0460	2	CAP, CER, XSR, 0.1UF, 10V, 14V, 0201, MURATA	C6410, C6411	CRITICAL	

SYNC MASTER=J41 MLB SYNC DATE=04/26/2013

Audio: Speaker Amp

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
64 OF 121	
SHEET	
47 OF 76	

8 7 6 5 4 3 2 1

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2


1

13" SPECIFIC
Battery Connector




SYMC MASTER-MASTER		SYMC DATE-MASTER	
PAGE TITLE Battery Connector			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 69 OF 121		SHEET 48 OF 76	

MLB to LIO Power Cable Connector




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator




SYMC MATER-143 MCB		SYMC_DATE=09/15/2015	
PAGE TITLE			
DC-In & G3H Supply			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		70 OF 121	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		49 OF 76	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=143_MLB		SYNC DATE=09/14/2012	
PAGE 11/11			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	71 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=143_MLB		SYNC DATE=10/09/2012	
PAGE TITLE CPU VR12.6 VCC Regulator IC			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 72 OF 121	
		SHEET 51 OF 76	




Vout = 1.85V max
 32A max output
 f = 700kHz

SYNC MASTER=J41_MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
73 OF 121		52 OF 76	




SYNC MASTER=141_MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
LPDDR3 Supply			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	74 OF 121
		SHEET	53 OF 76




SKIPSEL Strap
 VREF2 | Auto Skip (Higher Efficiency)
 VREG3 | OOA Auto Skip (Lower Efficiency)

SYNCH MASTER=J41 MLB		SYNCH DATE=09/17/2012	
PAGE TITLE			
5V S4RS3 / 3.3V S5 Power Supply			
DRAWING NUMBER	SIZE		
<SCH_NUM>	D		
REVISION			
<E4LABEL>			
BRANCH			
<BRANCH>			
PAGE			
75 OF 121			
SHEET			
54 OF 76			


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



1.05V S0 Regulator



SYNC MASTER=J41_MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
1.05V S0 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 121		55 OF 76	



PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (RDP)

*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT


10.2 ohm resistors for current measurement on LED strings.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM	R7717,R7718,R7719		BKLT:ENG
103S0198	3	RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM	R7720,R7721,R7722		BKLT:ENG

Keyboard Backlight Driver & Detection

Keyboard Backlight Connector

SYNC MASTER=143 MLB SYNC DATE=09/13/2012
 PAGE TITLE
LCD/KBD Backlight Driver
 Apple Inc.
 DRAWING NUMBER <SCH_NUM> D
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 77 OF 121
 SHEET 56 OF 76
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



1.8V S3 REGULATOR

Vout = 1.794V
Max Current = 1.8A
Freq = 1 MHz

$$V_{out} = 0.8V * (1 + R_a / R_b)$$

1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SS, which burns 100mW in all S-states.

Vout = 1.05V
Max Current = 0.35A

1.5V S0 LDO


Vout = 1.5V
Max Current = 0.02A

SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	78 OF 121
		SHEET	57 OF 76


1.5V S0 Audio Switch

Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ 21.8 mOhm Max
Current	2A Max




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max


1.05V PCH HSIO Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max




Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ 8.5 mOhm Max
Current	5.3A Max



Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max


HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

3.3V S3 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V S0 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V Sensor Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

5V S0 Switch



Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A




Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 121	SHEET	58 OF 76



Mobile System Power State Table


STATE	PM_SLP_S0	PM_SLP_S1	PM_SLP_S2	PM_SLP_S3	PM_SLP_S4	PM_SLP_S5
Power Off	0	0	0	0	0	0
Standby (S0)	1	1	1	1	1	1
Standby (S1)	0	1	1	1	1	1
Standby (S2)	1	1	1	0	0	0
Standby (S3)	1	1	1	1	0	0
Standby (S4)	1	1	1	1	1	0
Standby (S5)	1	1	1	1	1	1
Memory Off (S0)	1	0	0	0	0	0
Memory Off (S1)	1	0	0	0	0	0

Power Control

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 81 OF 121
 SHEET: 59 OF 76




LCD Connector
Internal DP Connector: 518S0829

CRITICAL
J8300
20525-130E-01
F-RT-SM


LED Backlight I/F
↑
↓
DisplayPort I/F

SYNC MASTER=143_MLB		SYNC DATE=09/11/2012	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	60 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
PAGE			
95 OF 121			
SHEET			
61 OF 76			

SYNC MASTER=CLEAN J43
 SYNC DATE=11/13/2012
 Left I/O (LIO) Connector
 Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



SYNC MASTER=WILL_J43 SYNC DATE=12/17/2012
 PAGE TITLE
Power Aliases
 Apple Inc.
 DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 100 OF 121
 SHEET: 62 OF 76
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

LPDDR3 Command/Address	MAKE_BASE	MEM A	MEM B	DOS	MEM A	MEM B	DOS	MEM A	MEM B	DOS
=MEM A A<5>	TRUE	MEM A CAA<0>			=MEM A DQ<0>	TRUE	MEM A DQ<9>			
=MEM A A<9>	TRUE	MEM A CAA<1>			=MEM A DQ<1>	TRUE	MEM A DQ<12>			
=MEM A A<6>	TRUE	MEM A CAA<2>			=MEM A DQ<2>	TRUE	MEM A DQ<10>			
=MEM A A<8>	TRUE	MEM A CAA<3>			=MEM A DQ<3>	TRUE	MEM A DQ<11>			
=MEM A A<7>	TRUE	MEM A CAA<4>			=MEM A DQ<4>	TRUE	MEM A DQ<8>			
=MEM A BA<2>	TRUE	MEM A CAA<5>			=MEM A DQ<5>	TRUE	MEM A DQ<13>			
=MEM A CAA<6>	TRUE	MEM A CAA<6>			=MEM A DQ<6>	TRUE	MEM A DQ<14>			
=MEM A A<11>	TRUE	MEM A CAA<7>			=MEM A DQ<7>	TRUE	MEM A DQ<15>			
=MEM A A<15>	TRUE	MEM A CAA<8>			=MEM A DQ<8>	TRUE	MEM A DQ<0>			
=MEM A A<14>	TRUE	MEM A CAA<9>			=MEM A DQ<9>	TRUE	MEM A DQ<2>			
=MEM A A<13>	TRUE	MEM A CAB<0>			=MEM A DQ<10>	TRUE	MEM A DQ<7>			
=MEM A CAS L	TRUE	MEM A CAB<1>			=MEM A DQ<11>	TRUE	MEM A DQ<4>			
=MEM A WE L	TRUE	MEM A CAB<2>			=MEM A DQ<12>	TRUE	MEM A DQ<5>			
=MEM A RAS L	TRUE	MEM A CAB<3>			=MEM A DQ<13>	TRUE	MEM A DQ<6>			
=MEM A BA<0>	TRUE	MEM A CAB<4>			=MEM A DQ<14>	TRUE	MEM A DQ<3>			
=MEM A A<2>	TRUE	MEM A CAB<5>			=MEM A DQ<15>	TRUE	MEM A DQ<16>			
=MEM A CAB<6>	TRUE	MEM A CAB<6>			=MEM A DQ<16>	TRUE	MEM A DQ<17>			
=MEM A A<10>	TRUE	MEM A CAB<7>			=MEM A DQ<17>	TRUE	MEM A DQ<18>			
=MEM A A<1>	TRUE	MEM A CAB<8>			=MEM A DQ<18>	TRUE	MEM A DQ<19>			
=MEM A A<0>	TRUE	MEM A CAB<9>			=MEM A DQ<19>	TRUE	MEM A DQ<20>			
MEM A ODT<0>	TRUE	MEM A ODT<0>			=MEM A DQ<20>	TRUE	MEM A DQ<21>			
TP LPDDR3 RSVD1	TRUE	TP LPDDR3 RSVD1			=MEM A DQ<21>	TRUE	MEM A DQ<22>			
TP LPDDR3 RSVD2	TRUE	TP LPDDR3 RSVD2			=MEM A DQ<22>	TRUE	MEM A DQ<23>			
=MEM B A<5>	TRUE	MEM B CAA<0>			=MEM A DQ<23>	TRUE	MEM A DQ<24>			
=MEM B A<9>	TRUE	MEM B CAA<1>			=MEM A DQ<24>	TRUE	MEM A DQ<25>			
=MEM B A<6>	TRUE	MEM B CAA<2>			=MEM A DQ<25>	TRUE	MEM A DQ<26>			
=MEM B A<8>	TRUE	MEM B CAA<3>			=MEM A DQ<26>	TRUE	MEM A DQ<27>			
=MEM B A<7>	TRUE	MEM B CAA<4>			=MEM A DQ<27>	TRUE	MEM A DQ<28>			
=MEM B BA<2>	TRUE	MEM B CAA<5>			=MEM A DQ<28>	TRUE	MEM A DQ<29>			
MEM B CAA<6>	TRUE	MEM B CAA<6>			=MEM A DQ<29>	TRUE	MEM A DQ<30>			
=MEM B A<11>	TRUE	MEM B CAA<7>			=MEM A DQ<30>	TRUE	MEM A DQ<31>			
=MEM B A<15>	TRUE	MEM B CAA<8>			=MEM A DQ<31>	TRUE	MEM A DQ<32>			
=MEM B A<14>	TRUE	MEM B CAA<9>			=MEM A DQ<32>	TRUE	MEM A DQ<33>			
=MEM B A<13>	TRUE	MEM B CAB<0>			=MEM A DQ<33>	TRUE	MEM A DQ<34>			
=MEM B CAS L	TRUE	MEM B CAB<1>			=MEM A DQ<34>	TRUE	MEM A DQ<35>			
=MEM B WE L	TRUE	MEM B CAB<2>			=MEM A DQ<35>	TRUE	MEM A DQ<36>			
=MEM B RAS L	TRUE	MEM B CAB<3>			=MEM A DQ<36>	TRUE	MEM A DQ<37>			
=MEM B BA<0>	TRUE	MEM B CAB<4>			=MEM A DQ<37>	TRUE	MEM A DQ<38>			
=MEM B A<2>	TRUE	MEM B CAB<5>			=MEM A DQ<38>	TRUE	MEM A DQ<39>			
MEM B CAB<6>	TRUE	MEM B CAB<6>			=MEM A DQ<39>	TRUE	MEM A DQ<40>			
=MEM B A<10>	TRUE	MEM B CAB<7>			=MEM A DQ<40>	TRUE	MEM A DQ<41>			
=MEM B A<1>	TRUE	MEM B CAB<8>			=MEM A DQ<41>	TRUE	MEM A DQ<42>			
=MEM B A<0>	TRUE	MEM B CAB<9>			=MEM A DQ<42>	TRUE	MEM A DQ<43>			
MEM B ODT<0>	TRUE	MEM B ODT<0>			=MEM A DQ<43>	TRUE	MEM A DQ<44>			
TP LPDDR3 RSVD3	TRUE	TP LPDDR3 RSVD3			=MEM A DQ<44>	TRUE	MEM A DQ<45>			
TP LPDDR3 RSVD4	TRUE	TP LPDDR3 RSVD4			=MEM A DQ<45>	TRUE	MEM A DQ<46>			
=MEM A DOS P<0>	TRUE	MEM A DOS P<1>			=MEM A DQ<46>	TRUE	MEM A DQ<47>			
=MEM A DOS N<0>	TRUE	MEM A DOS N<1>			=MEM A DQ<47>	TRUE	MEM A DQ<48>			
=MEM A DOS P<1>	TRUE	MEM A DOS P<0>			=MEM A DQ<48>	TRUE	MEM A DQ<49>			
=MEM A DOS N<1>	TRUE	MEM A DOS N<0>			=MEM A DQ<49>	TRUE	MEM A DQ<50>			
=MEM A DOS P<2>	TRUE	MEM A DOS P<3>			=MEM A DQ<50>	TRUE	MEM A DQ<51>			
=MEM A DOS N<2>	TRUE	MEM A DOS N<3>			=MEM A DQ<51>	TRUE	MEM A DQ<52>			
=MEM A DOS P<3>	TRUE	MEM A DOS P<2>			=MEM A DQ<52>	TRUE	MEM A DQ<53>			
=MEM A DOS N<3>	TRUE	MEM A DOS N<2>			=MEM A DQ<53>	TRUE	MEM A DQ<54>			
=MEM A DOS P<4>	TRUE	MEM A DOS P<5>			=MEM A DQ<54>	TRUE	MEM A DQ<55>			
=MEM A DOS N<4>	TRUE	MEM A DOS N<5>			=MEM A DQ<55>	TRUE	MEM A DQ<56>			
=MEM A DOS P<5>	TRUE	MEM A DOS P<4>			=MEM A DQ<56>	TRUE	MEM A DQ<57>			
=MEM A DOS N<5>	TRUE	MEM A DOS N<4>			=MEM A DQ<57>	TRUE	MEM A DQ<58>			
MEM A DOS P<6>	TRUE	MEM A DOS P<6>			=MEM A DQ<58>	TRUE	MEM A DQ<59>			
MEM A DOS N<6>	TRUE	MEM A DOS N<6>			=MEM A DQ<59>	TRUE	MEM A DQ<60>			
MEM A DOS P<7>	TRUE	MEM A DOS P<7>			=MEM A DQ<60>	TRUE	MEM A DQ<61>			
MEM A DOS N<7>	TRUE	MEM A DOS N<7>			=MEM A DQ<61>	TRUE	MEM A DQ<62>			
					=MEM A DQ<62>	TRUE	MEM A DQ<63>			
					=MEM A DQ<63>	TRUE	MEM A DQ<64>			
					=MEM B DOS P<0>	TRUE	MEM B DOS P<1>			
					=MEM B DOS N<0>	TRUE	MEM B DOS N<1>			
					=MEM B DOS P<1>	TRUE	MEM B DOS P<0>			
					=MEM B DOS N<1>	TRUE	MEM B DOS N<0>			
					=MEM B DOS P<2>	TRUE	MEM B DOS P<3>			
					=MEM B DOS N<2>	TRUE	MEM B DOS N<3>			
					=MEM B DOS P<3>	TRUE	MEM B DOS P<2>			
					=MEM B DOS N<3>	TRUE	MEM B DOS N<2>			
					=MEM B DOS P<4>	TRUE	MEM B DOS P<5>			
					=MEM B DOS N<4>	TRUE	MEM B DOS N<5>			
					=MEM B DOS P<5>	TRUE	MEM B DOS P<4>			
					=MEM B DOS N<5>	TRUE	MEM B DOS N<4>			
					=MEM B DOS P<6>	TRUE	MEM B DOS P<7>			
					=MEM B DOS N<6>	TRUE	MEM B DOS N<7>			
					MEM B DOS P<6>	TRUE	MEM B DOS P<6>			
					MEM B DOS N<6>	TRUE	MEM B DOS N<6>			

D

D

C

C

B

B

A

A

SYNC MASTER=141_MLB SYNC DATE=08/30/2012

Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 102 OF 121

SHEET: 63 OF 76

Functional Test Points

NO_TEST Nets

J3501: AirPort / BT Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J6000: Fan Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

Misc Voltages & Control Signals
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J4800: IPD Flex Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

NO_TEST Nets (continued)
Table with columns: NO_TEST, Signal Name, Pin Range

J3700: SSD Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J7000: DC-In Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J6404: Speaker Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J6950: Battery Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

NO_TEST Nets (continued)
Table with columns: NO_TEST, Signal Name, Pin Range

J4002: Camera Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J8300: Internal DP Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J7715: KB BKLT Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J6100: LPC+SPI Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

NO_TEST Nets (continued)
Table with columns: NO_TEST, Signal Name, Pin Range

J6100: LPC+SPI Connector (continued)
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J1800: XDP Connector
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J7715: KB BKLT Connector (continued)
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J6100: LPC+SPI Connector (continued)
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

NO_TEST Nets (continued)
Table with columns: NO_TEST, Signal Name, Pin Range

J6100: LPC+SPI Connector (continued)
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J1800: XDP Connector (continued)
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J6100: LPC+SPI Connector (continued)
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J6100: LPC+SPI Connector (continued)
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

NO_TEST Nets (continued)
Table with columns: NO_TEST, Signal Name, Pin Range

J6100: LPC+SPI Connector (continued)
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J1800: XDP Connector (continued)
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J6100: LPC+SPI Connector (continued)
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

J6100: LPC+SPI Connector (continued)
Table with columns: FUNC_TEST, Pin, Signal Name, Pin Range

NO_TEST Nets (continued)
Table with columns: NO_TEST, Signal Name, Pin Range

Unused nets with offpage
(Nets with offpages not used on this project)

Table of unused nets with offpages
List of signal names and pin ranges

Apple Inc. logo and drawing information
Func Test / No Test
Drawing Number: <SCH_NUM>
Revision: <E4LABEL>
Branch: <BRANCH>
Page: 104 OF 121
Sheet: 64 OF 76

Functional Test Points

SD Card Aliases

J9500: LIO Connector

FUNC_TEST	MAKE_BASE
PP3V42_G3H	USB3_SD_D2R_P
PP3V3_S0	USB3_SD_D2R_N
PP1V5_S0SW_AUDIO	USB3_SD_R2D_C_P
SYS_ONEWIRE	USB3_SD_R2D_C_N
SMC_BC_ACOK	PP3V3_S0SW_SD
USB_PWR_EN	
SMBUS_SMC_2_S3_SDA	
SMBUS_SMC_2_S3_SCL	
SPKRAMP_SHDN_L	
FINSTACKSNS_ALERT_L	
SPKRAMP_INR_N	
SPKRAMP_INR_P	
USB_EXTB_N	
USB_EXTB_P	
PP5V_S0_ALT_AUD_LDO_EN	
SMC_IID	
HDA_SDOUT	
HDA_BIT_CLK	
HDA_SDIN0	
XDP_USB_EXTB_OC_L	
HDA_RST_L	
HDA_SYNC	
USB3_EXTB_D2R_RC_P	
USB3_EXTB_D2R_RC_N	
USB3_EXTB_R2D_P	
USB3_EXTB_R2D_N	
AUD_PWR_EN	

(Need to add 5 GND TPA)

Bead Probes

USB3_EXTB_D2R_N	BEAD-PROBE	BPA511
USB3_EXTB_D2R_P	BEAD-PROBE	BPA510
USB3_EXTB_D2R_RC_N	BEAD-PROBE	BPA520
USB3_EXTB_D2R_RC_P	BEAD-PROBE	BPA521
USB3_EXTB_R2D_C_N	BEAD-PROBE	BPA513
USB3_EXTB_R2D_C_P	BEAD-PROBE	BPA512
USB3_EXTB_R2D_N	BEAD-PROBE	BPA523
USB3_EXTB_R2D_P	BEAD-PROBE	BPA522

SYNC MASTER=J41_MLB		SYNC DATE=09/13/2012	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYFE, BGA, MEM_TERM			MM	16.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE				
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE				
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE				
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE				
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM	
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3, ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=CONSTRAINTS SYNC DATE=10/24/2012

PCB Rule Definitions

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 110 OF 121

SHEET: 66 OF 76

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_45S and CPU_27F4S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_AGTL.

Note: CPU_8MIL and CPU_1TP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes CPU_8MIL.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CPU_8MIL_2ANY.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes CPU_1TP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CPU_1TP_2ANY.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_COMP_2SELF and CPU_COMP_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_COMP_2SELF and CPU_COMP_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_VCCSENSE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_VCCSENSE_2SELF and CPU_VCCSENSE_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_VCCSENSE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_VCCSENSE_2SELF and CPU_VCCSENSE_2OTHER.

PCI-Express Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCI8_S0D and CLK_PCIE_80D.

PCIe Clock Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CLK_PCIE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_PCIE_2SELF and CLK_PCIE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_PCIE_2SELF and CLK_PCIE_2OTHER.

CPU PCIe Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include PCIE_C2U_TX, PCIE_C2U_RX, PCIE_C2U_TX2, etc.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_TX20THERTX, etc.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_TX20THERTX, etc.

PCH PCIe Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include PCIE_PCH_TX, PCIE_PCH_RX, PCIE_PCH_TX2, etc.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_20THERS, etc.

Note: DisplayPort tables are on Page 113

SOURCE: 471984_Chief_River_M8_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net properties like CPU_PECI, CPU_SYNC, CPU_COMP, CPU_PEG_COMP, etc.

PCIe SSD

DP

Document header/footer area containing Apple Inc. logo, CPU Constraints title, drawing number, revision, and page information (111 OF 121).

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_1COMP	*	=4x_DIELECTRIC	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
PCH_SATA_1COMP	SATA_1COMP	PCH_SATA1COMP
USB_HUB1_UP	USB_80D	USB_HUB_UP_P
USB_HUB1_UP	USB_80D	USB_HUB_UP_N
USB_BT	USB_80D	USB_BT_P
USB_BT	USB_80D	USB_BT_N
USB_BT	USB_80D	USB_BT_CONN_P
USB_BT	USB_80D	USB_BT_CONN_N
USB_BT	USB_80D	USB_BT_WAKE_P
USB_BT	USB_80D	USB_BT_WAKE_N
USB_TPAD	USB_80D	USB_TPAD_P
USB_TPAD	USB_80D	USB_TPAD_N
USB_TPAD	USB_80D	USB_TPAD_CONN_P
USB_TPAD	USB_80D	USB_TPAD_CONN_N
TPAD_SPI_MOSI	USB_80D	TPAD_SPI_MOSI_USB_P
TPAD_SPI_MISO	USB_80D	TPAD_SPI_MISO_USB_N
USB_TPAD_M	USB_80D	USB_TPAD_M_P
USB_TPAD_M	USB_80D	USB_TPAD_M_N
USB_SDCARD	USB_80D	USB_SDCARD_P
USB_SDCARD	USB_80D	USB_SDCARD_N
TPAD_SPI_MOSI	SET_45S	TPAD_SPI_MOSI
TPAD_SPI_MISO	SET_45S	TPAD_SPI_MISO
TPAD_SPI_CLK	SET_45S	TPAD_SPI_CLK
USB_EXT_A	USB_80D	USB_EXT_A_P
USB_EXT_A	USB_80D	USB_EXT_A_N
SMC_DEBUGPRT_TX_L	UART_45S	SMC_DEBUGPRT_TX_L
SMC_DEBUGPRT_RX_L	UART_45S	SMC_DEBUGPRT_RX_L
USB2_EXT_A_MUXED_P	USB_80D	USB2_EXT_A_MUXED_P
USB2_EXT_A_MUXED_N	USB_80D	USB2_EXT_A_MUXED_N
USB2_EXT_A_MUXED_F_P	USB_80D	USB2_EXT_A_MUXED_F_P
USB2_EXT_A_MUXED_F_N	USB_80D	USB2_EXT_A_MUXED_F_N
USB3_EXT_A_D2R_P	USB_80D	USB3_EXT_A_D2R_P
USB3_EXT_A_D2R_N	USB_80D	USB3_EXT_A_D2R_N
USB3_EXT_A_R2D_P	USB_80D	USB3_EXT_A_R2D_P
USB3_EXT_A_R2D_N	USB_80D	USB3_EXT_A_R2D_N
USB3_EXT_A_D2R_F_P	USB_80D	USB3_EXT_A_D2R_F_P
USB3_EXT_A_D2R_F_N	USB_80D	USB3_EXT_A_D2R_F_N
USB3_EXT_A_R2D_F_P	USB_80D	USB3_EXT_A_R2D_F_P
USB3_EXT_A_R2D_F_N	USB_80D	USB3_EXT_A_R2D_F_N
USB3_EXT_A_R2D_C_P	USB_80D	USB3_EXT_A_R2D_C_P
USB3_EXT_A_R2D_C_N	USB_80D	USB3_EXT_A_R2D_C_N
USB_EXT_B	USB_80D	USB_EXT_B_P
USB_EXT_B	USB_80D	USB_EXT_B_N
USB3_EXT_B_D2R_P	USB_80D	USB3_EXT_B_D2R_P
USB3_EXT_B_D2R_N	USB_80D	USB3_EXT_B_D2R_N
USB3_EXT_B_D2R_RC_P	USB_80D	USB3_EXT_B_D2R_RC_P
USB3_EXT_B_D2R_RC_N	USB_80D	USB3_EXT_B_D2R_RC_N
USB3_EXT_B_R2D_P	USB_80D	USB3_EXT_B_R2D_P
USB3_EXT_B_R2D_N	USB_80D	USB3_EXT_B_R2D_N
USB3_EXT_B_R2D_C_P	USB_80D	USB3_EXT_B_R2D_C_P
USB3_EXT_B_R2D_C_N	USB_80D	USB3_EXT_B_R2D_C_N
USB3_SD_D2R_P	USB_80D	USB3_SD_D2R_P
USB3_SD_D2R_N	USB_80D	USB3_SD_D2R_N
USB3_SD_R2D_C_P	USB_80D	USB3_SD_R2D_C_P
USB3_SD_R2D_C_N	USB_80D	USB3_SD_R2D_C_N
USB3_SD_D2R_C_P	USB_80D	USB3_SD_D2R_C_P
USB3_SD_D2R_C_N	USB_80D	USB3_SD_D2R_C_N
USB3_SD_R2D_P	USB_80D	USB3_SD_R2D_P
USB3_SD_R2D_N	USB_80D	USB3_SD_R2D_N
PCH_USB_BIAS	PCH_USB_BIAS	PCH_USB_BIAS
PCIE_CLK100M_PCH_P	CLK_PCIE_80D	PCIE_CLK100M_PCH_P
PCIE_CLK100M_PCH_N	CLK_PCIE_80D	PCIE_CLK100M_PCH_N
PCH_CLK96M_DOT_P	CLK_PCIE_80D	PCH_CLK96M_DOT_P
PCH_CLK96M_DOT_N	CLK_PCIE_80D	PCH_CLK96M_DOT_N
PCH_CLK100M_SATA_P	CLK_PCIE_80D	PCH_CLK100M_SATA_P
PCH_CLK100M_SATA_N	CLK_PCIE_80D	PCH_CLK100M_SATA_N
PCH_CLK14P3M_REFCLK	CLK_45S	PCH_CLK14P3M_REFCLK

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX	USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX	USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX	USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX	USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_RX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

SYNC MASTER=CLEAN_J43		SYNC DATE=11/13/2012	
PAGE TITLE			
PCH Constraints 1			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	112 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	68 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	VALUE
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	14 37 64
LPC_FRAME_L	LPC_45S	LPC	LPC FRAME L	14 37 64
LPC_PLUS_RESET_L	LPC_45S	LPC	LPCPLUS RESET L	64
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC CLK24M SMC	17 37
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC CLK24M SMC R	17 37
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC CLK24M LPCPLUS	17 37
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC CLK24M LPCPLUS R	17 37
SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS PCH CLK	14 16 19 40 56
SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS PCH DATA	14 16 19 40 56
SMBUS_PCH_0_CLK	SMB_45S_R_50S	SMB	SMB PCH 0 CLK	14 40
SMBUS_PCH_0_DATA	SMB_45S_R_50S	SMB	SMB PCH 0 DATA	14 40
SMBUS_SMC_1_S0_SCT	SMB_45S_R_50S	SMB	SMBUS SMC 1 S0 SCT	14 32 37 40 43 44 64
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS SMC 1 S0 SDA	14 32 37 40 43 44 64
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK	12 61 65
HDA_BIT_CLK_R	HDA_45S	HDA	HDA BIT CLK R	12
HDA_SYNC	HDA_45S	HDA	HDA SYNC	12 61 65
HDA_SYNC_R	HDA_45S	HDA	HDA SYNC R	12
HDA_RST_L	HDA_45S	HDA	HDA RST L	12
HDA_RST_L	HDA_45S	HDA	HDA RST L	12 61 65
HDA_SDIN0	HDA_45S	HDA	HDA SDIN0	12 61 65
HDA_SDOUT	HDA_45S	HDA	HDA SDOUT	12 61 65
HDA_SDOUT_R	HDA_45S	HDA	HDA SDOUT R	12 17
PM_CLK32K_SUSCLK_R	CLK_SLOW_45S	CLK_SLOW	PM CLK32K SUSCLK R	13 38
SMC_CLK32K	CLK_SLOW_45S	CLK_SLOW	SMC CLK32K	37 38
SPI_CLK_R	SPI_45S	SPI	SPI CLK R	14 46
SPI_CLK	SPI_45S	SPI	SPI CLK	46
SPI_MOSI_R	SPI_45S	SPI	SPI MOSI R	14 46
SPI_MOSI	SPI_45S	SPI	SPI MOSI	46
SPI_MISO	SPI_45S	SPI	SPI MISO	14 46
SPI_MISO_R	SPI_45S	SPI	SPI MISO R	46
SPI_CS0_R_L	SPI_45S	SPI	SPI CS0 R L	14 46
SPI_CS0_L	SPI_45S	SPI	SPI CS0 L	46
SPI_SMC_CLK	SPI_45S	SPI	SPI SMC CLK	37 46
SPI_SMC_MOSI	SPI_45S	SPI	SPI SMC MOSI	37 46
SPI_SMC_MISO	SPI_45S	SPI	SPI SMC MISO	37 46
SPI_SMC_CS_L	SPI_45S	SPI	SPI SMC CS L	37 46
SPI_MLB_CLK	SPI_45S	SPI	SPI MLB CLK	46
SPI_MLB_I00_MOSI	SPI_45S	SPI	SPI MLB I00 MOSI	46
SPI_MLB_I01_MISO	SPI_45S	SPI	SPI MLB I01 MISO	46
SPI_MLB_CS_L	SPI_45S	SPI	SPI MLB CS L	46
SPI_I0<2>	SPI_45S	SPI	SPI I0<2>	14 46
SPI_I02_R	SPI_45S	SPI	SPI I02 R	46
SPI_MLB_I02_WP_L	SPI_45S	SPI	SPI MLB I02 WP L	46
SPI_I0<3>	SPI_45S	SPI	SPI I0<3>	14 46
SPI_I03_R	SPI_45S	SPI	SPI I03 R	46
SPI_MLB_I03_HOLD_L	SPI_45S	SPI	SPI MLB I03 HOLD L	46
PCIE_AP_R2D_P	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D P	29 64
PCIE_AP_R2D_N	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D N	29 64
PCIE_AP_R2D_C_P	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D C P	14 29
PCIE_AP_R2D_C_N	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D C N	14 29
PCIE_AP_D2R_P	PCIE_80D	PCIE_PCH_RX	PCIE AP D2R P	14 29 64
PCIE_AP_D2R_N	PCIE_80D	PCIE_PCH_RX	PCIE AP D2R N	14 29 64
PCIE_CLK100M_AP_P	CLK_PCIE_80D	CLK_PCIE	PCIE CLK100M AP P	12 29 64
PCIE_CLK100M_AP_N	CLK_PCIE_80D	CLK_PCIE	PCIE CLK100M AP N	12 29 64
PCIE_TBT_R2D_P<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D P<3..0>	25
PCIE_TBT_R2D_N<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D N<3..0>	25
PCIE_TBT_R2D_C_P<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D C P<3..0>	14 25
PCIE_TBT_R2D_C_N<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D C N<3..0>	14 25
PCIE_TBT_D2R_P<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R P<3..0>	14 25
PCIE_TBT_D2R_N<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R N<3..0>	14 25
PCIE_TBT_D2R_C_P<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R C P<3..0>	25
PCIE_TBT_D2R_C_N<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R C N<3..0>	25
PCIE_CLK100M_TBT_P	CLK_PCIE_80D	CLK_PCIE	PCIE CLK100M TBT P	12 25
PCIE_CLK100M_TBT_N	CLK_PCIE_80D	CLK_PCIE	PCIE CLK100M TBT N	12 25
PEG_CLK100M_P	CLK_PCIE_80D	CLK_PCIE	PEG CLK100M P	
PEG_CLK100M_N	CLK_PCIE_80D	CLK_PCIE	PEG CLK100M N	
XDP_PCH_TDI	PCH_45S	PCH_ITP	XDP PCH TDI	12 16 64
XDP_PCH_TDO	PCH_45S	PCH_ITP	XDP PCH TDO	12 16 64
XDP_PCH_TMS	PCH_45S	PCH_ITP	XDP PCH TMS	12 16 64
XDP_PCH_TCK	PCH_45S	PCH_ITP	XDP PCH TCK	12 16 64
PCIE_CAMERA_R2D_P	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D P	31 32
PCIE_CAMERA_R2D_N	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D N	31 32
PCIE_CAMERA_R2D_C_P	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D C P	14 32
PCIE_CAMERA_R2D_C_N	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D C N	14 32
PCIE_CAMERA_D2R_P	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R P	14 32
PCIE_CAMERA_D2R_N	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R N	14 32
PCIE_CAMERA_D2R_C_P	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R C P	31 32
PCIE_CAMERA_D2R_C_N	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R C N	31 32
PCIE_CLK100M_CAMERA_P	CLK_PCIE_80D	CLK_PCIE	PCIE CLK100M CAMERA P	12 32
PCIE_CLK100M_CAMERA_N	CLK_PCIE_80D	CLK_PCIE	PCIE CLK100M CAMERA N	12 32
PCIE_CLK100M_CAMERA_C_P	CLK_PCIE_80D	CLK_PCIE	PCIE CLK100M CAMERA C P	31 32
PCIE_CLK100M_CAMERA_C_N	CLK_PCIE_80D	CLK_PCIE	PCIE CLK100M CAMERA C N	31 32

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	VALUE
SYSCLK_CLK32K_RTC1	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC1	
SYSCLK_CLK25M_CAMERA	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32
CLK25M_CAM_CLKP	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32
CLK25M_CAM_XTALP_R	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	32
CLK25M_CAM_XTALP	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	32
CLK25M_CAM_XTALN	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	32
CLK25M_CAM_CLKN	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 25
SYSCLK_CLK25M_TBT_R	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT R	25
SYSCLK_CLK25M_X1	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
SYSCLK_CLK25M_X2	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
SDCLK_CLK25M_X2_R	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2 R	14
SDCLK_CLK25M_X2	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2	14 75
SDCLK_CLK25M_X1	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X1	14

SYNC MASTER=I41 MLB SYNC DATE=12/14/2012
PAGE TITLE

PCH Constraints 2

Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
113 OF 121	
SHEET	
69 OF 76	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELP	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELP

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>	7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>	7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>	7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>	7 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A CS L<1..0>	7 20 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A ODT<0>	7 20 21 24 63
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>	7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>	7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAA<9..0>	7 20 24 63
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>	7 21 24 63
MEM_A_DQ_BYTE0	MEM_40S	MEM_A_DATA_0	MEM A DQ<7..0>	7 63
MEM_A_DQ_BYTE1	MEM_40S	MEM_A_DATA_1	MEM A DQ<15..8>	7 63
MEM_A_DQ_BYTE2	MEM_40S	MEM_A_DATA_2	MEM A DQ<23..16>	7 63
MEM_A_DQ_BYTE3	MEM_40S	MEM_A_DATA_3	MEM A DQ<31..24>	7 63
MEM_A_DQ_BYTE4	MEM_40S	MEM_A_DATA_4	MEM A DQ<39..32>	7 21 63
MEM_A_DQ_BYTE5	MEM_40S	MEM_A_DATA_5	MEM A DQ<47..40>	7 63
MEM_A_DQ_BYTE6	MEM_40S	MEM_A_DATA_6	MEM A DQ<55..48>	7 63
MEM_A_DQ_BYTE7	MEM_40S	MEM_A_DATA_7	MEM A DQ<63..56>	7 63
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>	7 63
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>	7 63
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>	7 63
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>	7 63
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>	7 63
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>	7 63
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>	7 63
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>	7 63
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>	7 63
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>	7 63
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>	7 63
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>	7 63
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>	7 21 63
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>	7 21 63
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>	7 63
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>	7 63
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>	7 22 24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>	7 22 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>	7 23 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>	7 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B CS L<1..0>	7 22 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B ODT<0>	7 22 23 24 63
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>	7 22 24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>	7 23 24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAA<9..0>	7 20 24 63
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>	7 21 24 63
MEM_B_DQ_BYTE0	MEM_40S	MEM_B_DATA_0	MEM B DQ<7..0>	7 63
MEM_B_DQ_BYTE1	MEM_40S	MEM_B_DATA_1	MEM B DQ<15..8>	7 63
MEM_B_DQ_BYTE2	MEM_40S	MEM_B_DATA_2	MEM B DQ<23..16>	7 63
MEM_B_DQ_BYTE3	MEM_40S	MEM_B_DATA_3	MEM B DQ<31..24>	7 63
MEM_B_DQ_BYTE4	MEM_40S	MEM_B_DATA_4	MEM B DQ<39..32>	7 21 63
MEM_B_DQ_BYTE5	MEM_40S	MEM_B_DATA_5	MEM B DQ<47..40>	7 63
MEM_B_DQ_BYTE6	MEM_40S	MEM_B_DATA_6	MEM B DQ<55..48>	7 63
MEM_B_DQ_BYTE7	MEM_40S	MEM_B_DATA_7	MEM B DQ<63..56>	7 63
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>	7 63
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>	7 63
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>	7 63
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>	7 63
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>	7 63
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>	7 63
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>	7 63
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>	7 63
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>	7 63
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>	7 63
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>	7 63
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>	7 63
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>	7 21 63
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>	7 21 63
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>	7 63
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>	7 63
		MEM_PWR	PP1V2 S3	17 19 20 21 22 23 42 53 62
		MEM_PWR	PP0V6 S3 MEM VREFCA A	18 19 20 21
		MEM_PWR	PP0V6 S3 MEM VREFDO A	18 19 20 21
		MEM_PWR	PP0V6 S3 MEM VREFCA B	18 19 22 23
		MEM_PWR	PP0V6 S3 MEM VREFDO B	18 19 22 23

SYNC MASTER=CONSTRAINTS SYNC DATE=09/25/2012

Memory Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 114 OF 121
 SHEET: 70 OF 76

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_2OTHERHS	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS				
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS				
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS				
TBTDP_TX	*	*	TBTDP_2OTHER				
TBTDP_RX	*	*	TBTDP_2OTHER				

Thunderbolt/DP Net Properties


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
TBT A E2D	TBTTP_80D	TBTTP_TV	TBT A E2D C P<1,.0>
TBT A E2D	TBTTP_80D	TBTTP_TX	TBT A E2D C N<1,.0>
TBT A E2D	TBTTP_80D	TBTTP_TV	TBT A E2D P<1,.0>
TBT A E2D	TBTTP_80D	TBTTP_TX	TBT A E2D N<1,.0>
DP TBTPA ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>
DP TBTPA ML1	DP_80D	DP_TV	DP TBTPA ML C N<1>
DP TBTPA ML3	DP_80D	DP_TV	DP TBTPA ML C P<3>
DP TBTPA ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>
	DP_80D	DP_TV	DP TBTPA ML P<3,.1:2>
	DP_80D	DP_TV	DP TBTPA ML N<3,.1:2>
	DP_80D	DP_TV	DP A LSX ML P<1>
	DP_80D	DP_TX	DP A LSX ML N<1>
	TBTTP_80D	TBTTP_SV	TBT A D2R C P<1,.0>
	TBTTP_80D	TBTTP_SV	TBT A D2R C N<1,.0>
TBT A D2R1	TBTTP_80D	TBTTP_SV	TBT A D2R P<1>
TBT A D2R1	TBTTP_80D	TBTTP_SV	TBT A D2R N<1>
TBT A D2R0	TBTTP_80D	TBTTP_SV	TBT A D2R P<0>
TBT A D2R0	TBTTP_80D	TBTTP_SV	TBT A D2R N<0>
TBT A AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P
TBT A AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N
	DP_80D	DP_AUX	DP TBTPA AUXCH P
	DP_80D	DP_AUX	DP TBTPA AUXCH N
	DP_80D	DP_AUX	DP A AUXCH DDC P
	DP_80D	DP_AUX	DP A AUXCH DDC N
	TBTTP_80D	TBTTP_SV	TBT A D2R1 AUXDDC P
	TBTTP_80D	TBTTP_SV	TBT A D2R1 AUXDDC N
TBT B E2D	TBTTP_80D	TBTTP_TV	TBT B E2D C P<1,.0>
TBT B E2D	TBTTP_80D	TBTTP_TV	TBT B E2D C N<1,.0>
TBT B E2D	TBTTP_80D	TBTTP_TX	TBT B E2D P<1,.0>
TBT B E2D	TBTTP_80D	TBTTP_TX	TBT B E2D N<1,.0>
DP TBTPB ML	DP_80D	DP_TV	NC DP TBTPB ML CP<3,.1:2>
DP TBTPB ML	DP_80D	DP_TV	NC DP TBTPB ML CN<3,.1:2>
	DP_80D	DP_TV	DP TBTPB ML P<3,.1:2>
	DP_80D	DP_TV	DP TBTPB ML N<3,.1:2>
	DP_80D	DP_TV	DP B LSX ML P<1>
	DP_80D	DP_TV	DP B LSX ML N<1>
	TBTTP_80D	TBTTP_SV	TBT B D2R C P<1,.0>
	TBTTP_80D	TBTTP_SV	TBT B D2R C N<1,.0>
TBT B D2R	TBTTP_80D	TBTTP_SV	TBT B D2R P<1,.0>
TBT B D2R	TBTTP_80D	TBTTP_SV	TBT B D2R N<1,.0>
TBT B AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP
TBT B AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN
	DP_80D	DP_AUX	DP TBTPB AUXCH P
	DP_80D	DP_AUX	DP TBTPB AUXCH N
	DP_80D	DP_AUX	DP B AUXCH DDC P
	DP_80D	DP_AUX	DP B AUXCH DDC N
	TBTTP_80D	TBTTP_SV	TBT B D2R1 AUXDDC P
	TBTTP_80D	TBTTP_SV	TBT B D2R1 AUXDDC N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	DP_80D	DP_TX	DP TBTSRC ML C P<3,.0>
	DP_80D	DP_TX	DP TBTSRC ML C N<3,.0>
	DP_80D	DP_AUX	DP TBTSRC AUXCH C P
	DP_80D	DP_AUX	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT_SPI_CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT_SPI_MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT_SPI_MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT_SPI_CS_L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
Thunderbolt Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	115 OF 121
		SHEET	71 OF 76

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=+1_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=+4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=+6X_DIELECTRIC	?
MIPI_2CLK	*	=+8X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=+8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=+7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=+10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=+45_OHM_SE	=+45_OHM_SE	=+45_OHM_SE	=+45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2X_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	SIZE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P	31 32
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N	31 32
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE	31 32
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L	31 32
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT	32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>	31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>	31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>	31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>	31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>	31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>	31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>	31 32
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>	31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0>	31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>	31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P	31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N	31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P	32 64
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N	32 64
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P	31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N	31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P	32 64
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N	32 64
		S2_MEM_PWR	PP1V35_CAM	31 32
		S2_MEM_PWR	PP0V675_CAM_VREF	31 32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA	32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFPD	32

SYNC MASTER=141_MLB		SYNC DATE=01/30/2013	
Camera Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		116 OF 121	
SHEET		72 OF 76	

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2T01_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE		
			SPACING	
SMBUS_SMC_0_S0_SCL	SMB_450_R_50S	CHGR		SMBUS_SMC_0_S0_SCL 37 40 60
SMBUS_SMC_0_S0_SDA	SMB_450_R_50S	CHGR		SMBUS_SMC_0_S0_SDA 37 40 60
SMBUS_SMC_1_S0_SCL	SMB_450_R_50S	CHGR		SMBUS_SMC_1_S0_SCL 14 32 37 40 43 44 64 69
SMBUS_SMC_1_S0_SDA	SMB_450_R_50S	CHGR		SMBUS_SMC_1_S0_SDA 14 32 37 40 43 44 64 69
SMBUS_SMC_2_S3_SCL	SMB_450_R_50S	CHGR		SMBUS_SMC_2_S3_SCL 37 40 61 65
SMBUS_SMC_2_S3_SDA	SMB_450_R_50S	CHGR		SMBUS_SMC_2_S3_SDA 37 40 61 65
SMBUS_SMC_3_SCL	SMB_450_R_50S	CHGR		SMBUS_SMC_3_SCL 36 37 40 44 64
SMBUS_SMC_3_SDA	SMB_450_R_50S	CHGR		SMBUS_SMC_3_SDA 36 37 40 44 64
SMBUS_SMC_5_G3_SCL	SMB_450_R_50S	CHGR		SMBUS_SMC_5_G3_SCL 37 40 48 50 64
SMBUS_SMC_5_G3_SDA	SMB_450_R_50S	CHGR		SMBUS_SMC_5_G3_SDA 37 40 48 50 64

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE		
			SPACING	
SENSE_DIFFPAIR	2T01_DIFFPAIR			CHGR_CSI_P 50
SENSE_DIFFPAIR	2T01_DIFFPAIR			CHGR_CSI_N 50
SENSE_DIFFPAIR	2T01_DIFFPAIR			CHGR_CSI_R_P 50
SENSE_DIFFPAIR	2T01_DIFFPAIR			CHGR_CSI_R_N 50
SENSE_DIFFPAIR	2T01_DIFFPAIR			CHGR_CSO_P 50
SENSE_DIFFPAIR	2T01_DIFFPAIR			CHGR_CSO_N 50
SENSE_DIFFPAIR	2T01_DIFFPAIR			CHGR_CSO_R_P 43 50
SENSE_DIFFPAIR	2T01_DIFFPAIR			CHGR_CSO_R_N 43 50

D

D

C

C

B

B

A

A

SYNC_MASTER=CONSTRAINTS		SYNC_DATE=09/25/2012	
SMC Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	117 OF 121
		SHEET	73 OF 76

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	-1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	-1T01_DIFFPAIR	0.200 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	-1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	-1T01_DIFFPAIR	0.300 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SR_POWER	CLK_PCIE	*	PWR_P2MM
SR_POWER	SATA*	*	PWR_P2MM
SR_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

J11/J13 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE DIFFPAIR	THERM 1T01_45S	THERM	INLET THMSNS D1 P 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	INLET THMSNS D1 N 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBTTHMSNS D2 R P 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBTTHMSNS D2 R N 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBTTHMSNS D2 P 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBTTHMSNS D2 N 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBT MLBBOT THMSNS P 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBT MLBBOT THMSNS N 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	MLBBOT THMSNS D3 P 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	MLBBOT THMSNS D3 N 44
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	TBDTHMSNS D2 P 44
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	TBDTHMSNS D2 N 44
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUTHMSNS D2 P 44
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUTHMSNS D2 N 44
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUVCCIO50 CS N 44
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUVCCIO50 CS P 44
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 P 42 52
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 N 42 52
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUIVR ISNS2 P 42 52
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUIVR ISNS2 N 42 52
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 P R 42 43
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 N R 42 43
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUIVR ISUM R P 42
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUIVR ISUM R N 42
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	ISNS CPUDDR P 42
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	ISNS CPUDDR N 42
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS P3V3S5 N 42
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS P3V3S5 P 42
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS 3V3_S0 P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS 3V3_S0 N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS CAMERA P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS CAMERA N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS P3V3_S0 N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS P3V3_S0 P 41
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	ISNS 1V05_S0 P 42 55
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	ISNS 1V05_S0 N 42 55
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS BMON_GAIN P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS BMON_GAIN N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_COMPUTING N 41 43
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_COMPUTING P 41 43
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_OTHER N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_OTHER P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS LV2_S3 N 41 53
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS LV2_S3 P 41 53
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS AIRPORT N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS AIRPORT P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS SSD N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS SSD P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS LCDBKLT N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS LCDBKLT P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS PANEL N 43
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS PANEL P 43
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_GAIN N 43 44
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_GAIN P 43 44
AUD DIFF	1T01 DIFFPAIR	AUDIO	SPKRAMP INR P 47 61 65
AUD DIFF	1T01 DIFFPAIR	AUDIO	SPKRAMP INR N 47 61 65
SENSE DIFFPAIR	1T01 DIFFPAIR	AUDIO	MAX98300 R P 47
SENSE DIFFPAIR	1T01 DIFFPAIR	AUDIO	MAX98300 R N 47
SENSE DIFFPAIR	SENSE DIFFPAIR	AUDIO	SPKRAMP ROUT P 47 64
SENSE DIFFPAIR	SENSE DIFFPAIR	AUDIO	SPKRAMP ROUT N 47 64
SR_POWER	SR_POWER		PP3V3_S5 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 62 64 65 66 67 68 69 70 71 72 73 74 75 76 78
SR_POWER	SR_POWER		PP3V3_S0 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 62 64 65 66 67 68 69 70 71 72 73 74 75 76 78
	GND		GND

SYNC MASTER=J41_MLB SYNC DATE=12/07/2012

Project Specific Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 118 OF 121

SHEET 74 OF 76

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TY	SPACING	
SDDATA	SD_45SE			SDCONN_DATA<0..3> 33 34
SDCLK	SD_45SE			SDCONN_CLK 33 34
	SD_45SE			SDCONN_WP 33 34
	SD_45SE			SDCONN_CMD 33 34
	SD_45SE			SDCONN_DETECT_L 33 34
	SD_45SE	SPT		SD SPI_CLK 34
	SD_45SE	SPT		SD SPI_CS_L 34
	SD_45SE	SPT		SD SPI_MOSI 34
	SD_45SE	SPT		SD SPI_MISO 34
CLK_25M_45G				SDCLK_CLK_25M_X1 34 69
CLK_25M_45G				SDCLK_CLK25M_X2_R 34 69

D

D

C

C

B

B

A

A

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
Project Specific Constraints			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
119 OF 121		75 OF 76	

8

7

6

5

4

3

2

1

Change List:

<RDAR://COMPONENT/508934> J43 HW EE SCHEMATIC | PROTO 0
 <RDAR://COMPONENT/508937> J43 HW EE SCHEMATIC | PROTO 1
 <RDAR://COMPONENT/508941> J43 HW EE SCHEMATIC | EVT
 <RDAR://COMPONENT/508945> J43 HW EE SCHEMATIC | DVT

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:


Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>
 Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

<rdar://component/497591> MobileMac HW | Task
 <rdar://component/497587> MobileMac HW | Schematic
 <rdar://component/497585> MobileMac HW | New Bugs
 <rdar://component/497588> MobileMac HW | Layout
 <rdar://component/497590> MobileMac HW | Investigation
 <rdar://component/497589> MobileMac HW | Architecture

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

SYNC MASTER=J41_MLB		SYNC DATE=07/03/2012	
PAGE TITLE			
Reference			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	121 OF 121	
	SHEET	76 OF 76	