

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J92 MLB NEWARK - DVT

11/21/2014

REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	(.cna)	Contents	Sync	Date
1	1	Table of Contents	MASTER	MASTER
2	2	BOM Configuration	J43_MLB	10/24/2012
3	3	J92 BOM Variants	J43_MLB	10/24/2012
4	4	PD PARTS	J43_MLB	10/24/2012
5	5	CPU GFX/DC TEST	J92_WILL	04/10/2013
6	6	CPU Misc/JTAG/CFG/RSVD	J92_WILL	04/10/2013
7	7	CPU DDR3/LPDDR3 Interfaces	J92_LS_MLB	07/17/2013
8	8	CPU/PCH POWER	J92_DEVMLB	10/01/2013
9	9	CPU/PCH GROUNDS	J92_WILL	04/10/2013
10	10	CPU Decoupling	J92_DEVMLB	10/01/2013
11	11	PCH Decoupling	J92_DEVMLB	09/23/2013
12	12	PCH Audio/JTAG/SATA/CLK	J92_WILL	04/10/2013
13	13	PCH PM/PCI/GFX	J92_WILL	04/10/2013
14	14	PCH PCIe/USB/LPC/SPI/SMBus	J92_DEVMLB	06/28/2013
15	15	PCH GPIO/MISC/LPIO	J92_DEVMLB	08/14/2013
16	16	CPU/PCH Merged XDP	J92_DEVMLB	09/16/2013
17	17	Chipset Support	J92_DEVMLB	06/28/2013
18	18	Project Chipset Support	J92_DEVMLB	08/01/2013
19	19	LPDDR3 VREF MARGINING	J92_DEVMLB	06/28/2013
20	20	LPDDR3 DRAM Channel A (0-63)	(MASTER)	(MASTER)
21	21	LPDDR3 DRAM Channel B (0-63)	(MASTER)	(MASTER)
22	22	WIFI/BT: MODULE	J72_MLB	11/13/2012
23	23	SSD Support	J92_DEVMLB	09/11/2013
24	24	Camera 1 of 2	J92_DEVMLB	07/24/2013
25	25	Camera 2 of 2	J92_DEVMLB	10/10/2013
26	26	Low Speed MUXing	J92_DEVMLB	07/08/2014
27	27	High Speed MUXing	DEV_MLB	04/17/2014
28	28	Host Port Micro	DEV_LIO	04/30/2014
29	29	E85 FLEX CONNECTOR	DEV_MLB	04/17/2014
30	30	Keyboard & Trackpad Conn	J92_DEVMLB	03/26/2014
31	31	SMC	J92_DEVMLB	10/11/2013
32	32	SMC Shared Support	J92_DEVMLB	10/11/2013
33	33	SMC Project Support	J43_MLB	10/24/2012
34	34	SMBus Connections	J43_MLB	10/24/2012
35	35	Voltage & Current Sensing	J92_DEVMLB	02/07/2014
36	36	Temperature Sensing	J92_DEVMLB	09/12/2013
37	37	SPI+SWD Debug Connector	J92_DEVMLB	07/23/2013

Page	(.cna)	Contents	Sync	Date
38	38	Audio:Left Speaker Amps	J92_DEVMLB	09/19/2013
39	39	Audio:Right Speaker Amps	J92_DEVMLB	09/19/2013
40	40	AUDIO: CONNECTORS	CARA_J92	04/17/2014
41	41	Battery Connector	J43_MLB	10/24/2012
42	42	3.3V G3Hot Regulator	J92_WILL	02/04/2013
43	43	PBus Supply & Battery Charger	J92_DEVMLB	04/04/2014
44	44	CPU VR12.6 VCC Regulator IC	J43_MLB	10/09/2012
45	45	CPU VR12.5 VCC Power Stage	DEV_MLB	04/17/2014
46	46	LPDDR3 Supply	J92_DEVMLB	04/04/2014
47	47	5V & 3.3V Power Supplies	DEV_MLB	04/17/2014
48	48	1.05V S0 Power Supply	J92_DEVMLB	04/04/2014
49	49	LCD Backlight Driver	J92_DEVMLB	10/01/2013
50	50	Misc Power Supplies	J92_DEVMLB	04/04/2014
51	51	Power FETs	J92_DEVMLB	07/24/2013
52	52	Power Control	J92_DEVMLB	09/20/2013
53	53	eDP Display Connector	J92_DEVMLB	09/25/2013
54	54	SSD Controller (1 of 4)	J92_SSD	02/11/2014
55	55	SSD Controller (2 of 4)	J92_SSD	10/10/2013
56	56	SSD Controller (3 of 4)	J92_SSD	02/11/2014
57	57	SSD Controller (4 of 4)	J92_SSD	10/10/2013
58	58	SSD NAND Flash & ROM	J92_SSD	10/07/2013
59	59	SSD SR, Power, & Debug	J92_DEVMLB	02/12/2014
60	60	Power Aliases	J43_MLB	10/24/2012
61	61	Memory Signal Swaps	(MASTER)	(MASTER)
62	62	J92 Signal Aliases	J92_DEVMLB	07/08/2014
63	63	Func Test / No Test	J92_DEVMLB	07/08/2014
64	64	Project FCT/NC/Aliases	J41_MLB	10/24/2012
65	65	PCB Rule Definitions	J43_MLB	10/24/2012
66	66	CPU Constraints	J92_DEVMLB	07/08/2014
67	67	PCH Constraints 1	DEV_MLB	04/17/2014
68	68	PCH Constraints 2	DEV_MLB	04/17/2014
69	69	Memory Constraints	J92_LS_MLB	05/07/2013
70	70	NAND CONSTRAINTS	MASTER	11/16/2011
71	71	Camera Constraints	J92_DEVMLB	08/01/2013
72	72	SMC Constraints	J92_DEVMLB	09/11/2013
73	73	Project Specific Constraints	J92_DEVMLB	04/08/2014
74	74	Reference	J92_DEVMLB	07/15/2013
75	75	Debug Support	MASTER	MASTER

ALIASES RESOLVED

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00107	1	SCHEM,MLB-NEWARK,J92	SCH	CRITICAL	
820-00045	1	PCBF,MLB-NEWARK,J92	PCB	CRITICAL	

DRAWING TITLE		<PART_DESCRIPTION>	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM Groups

Table with BOM GROUP and BOM OPTIONS columns. Rows include MLB_COMMON, MLB_MISC, MLB_DEBUG:ENG, MLB_DEBUG:PVT, and MLB_DEBUG:PROD.

CPU DRAM CFG Chart

Table with columns: VENDOR, CFG 1, CFG 0. Rows include HYNIX, SAMSUNG, MICRON, and ELPIDA.

Table with columns: SIZE, CFG 3, CFG 2. Rows include 2GB, 4GB QDP, 4GB DDP, and 8GB.

CPU DRAM SPD Straps

Table with BOM GROUP and BOM OPTIONS columns. Rows include DRAM:HYN_2GB, DRAM:HYN_4GB_QDP, DRAM:HYN_4GB, DRAM:HYN_8GB, DRAM:ELP_2GB, DRAM:ELP_4GB_QDP, DRAM:ELP_4GB, and DRAM:ELP_8GB.

Programmable Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists various ICs and components like flash, ROM, and SSD.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists CPU, glue, and label parts.

SSD POP Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists SSD controllers, NAND, and tape parts.

DRAM Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists various DRAM modules.

Alternate Parts

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists various alternate components like diodes, capacitors, and CPUs.

BOM Configuration drawing header with Apple Inc. logo, drawing number, revision, and page information.

8

7

6

5

4

3

2

1

Top level BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-6568	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6569	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6570	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6571	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6572	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6573	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6574	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6575	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6576	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6577	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6578	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6579	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6580	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6581	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6582	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6583	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6584	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6585	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6586	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6587	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6588	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6589	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6590	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6591	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6592	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6593	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6594	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6595	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6596	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6597	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6598	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6599	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6600	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6601	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6602	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6603	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6604	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6605	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6606	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6607	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6608	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6609	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6610	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6611	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6612	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6613	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6614	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6615	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP

Partial & development BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00014	CMN PTS,PCBA,MLB-NEWARK,J92	MLB_COMMON
685-00003	POP,MLB,S1X-A2,ELP-4GBIT,X261	S1X:A2,S1X_DRAM:ELPIDA
685-00004	POP,MLB,S1X-A2,HYN-4GBIT,X261	S1X:A2,S1X_DRAM:HYNIX
939-00043	PCBA,MLB,NO CPU,EL 8GB,TOSH 256G,WIFI FCC,X261	ALTERNATE,CMN,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,BT:PROG,SMC:PROG,SSDROM:PROG,HPM:PROG

Common BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00014	1	CMN PTS,PCBA,MLB-NEWARK,J92	CMNPTS	CRITICAL	CMN

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S00196	1	BT ROM (VXX) DVT,2MBIT,X261	U3570	CRITICAL	BT:PROG
341S00197	1	WIFI ROM (PXXXX) DVT,WW1,X261	U3580	CRITICAL	WIFI:FCC
341S00198	1	WIFI ROM (PXXXX) DVT,WW2,X261	U3580	CRITICAL	WIFI:ETSI
341S00199	1	WIFI ROM (PXXXX) DVT,WW3,X261	U3580	CRITICAL	WIFI:APAC
341S00200	1	WIFI ROM (PXXXX) DVT,IND,X261	U3580	CRITICAL	WIFI:IND

SYNC MASTER=J43 MLB		SYNC DATE=10/24/2012	
J92 BOM Variants			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	3 OF 130
		SHEET	3 OF 75

8

7

6

5

4


3

2

1


8 7 6 5 4 3 2 1

WIFI EMI CAN




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-7064	1	CAN,EMI,WIFI,X261	SH0400	CRITICAL	

CPU EMI CAN





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-00112	1	CAN,EMI,CPU,X261	SH0401	CRITICAL	

DRAM EMI CAN & SLOTS




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-00400	1	CAN,EMI,DRAM,TALL,X261	SH0402	CRITICAL	


SSD EMI FENCE & CAN



CPU Heat Spreader Bosses



E85 BTB Connector Boss



D
C
B
A

D
C
B
A


8 7 6 5 4 3 2 1

SYNC MASTER=J43 MLB		SYNC DATE=10/24/2012	
PD PARTS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	4 OF 130
		SHEET	4 OF 75

DDI Port Assignments:


TBT Sink 0

TBT Sink 1
(MUXed with HDMI
if necessary)




eDP Port Assignment:

Internal panel



MCP Daisy-Chain Strategy:

Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.



D

D

C

C

B

B

A

A

SYNC MASTER=J92 WILL SYNC DATE=04/10/2013

CPU GFX/DC TEST

Apple Inc.



NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 5 OF 130
SHEET: 5 OF 75

8 7 6 5 4 3 2 1

D C B A


D C B A



TBD: Confirm w/ Intel which still apply for BDW-Y

CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9> :NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8> :ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4> :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1> :PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0> :RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK

These can be placed close to J1800 and are only for debug access



SYNC MASTER=J92 WILL SYNC DATE=04/10/2013


CPU Misc/JTAG/CFG/RSVD

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 6 OF 130
SHEET: 6 OF 75

8 7 6 5 4 3 2 1



CRITICAL OMIT TABLE

U0500
BROADWELL-MOBILE-Y-B
BGA
(3 OF 20)

MEMORY CHANNEL A

CRITICAL OMIT TABLE

U0500
BROADWELL-MOBILE-Y-B
BGA
(4 OF 20)

MEMORY CHANNEL B

SYNC MASTER=J92 LS MLB SYNC DATE=07/17/2013

CPU DDR3/LPDDR3 Interfaces

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 7 OF 130
SHEET: 7 OF 75

HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

D

C

B


A

D

C

B

A




CRITICAL OMIT_TABLE

U0500
BROADWELL-MOBILE-Y-B
BGA
(12 OF 20)
BRW ULX POWER

CRITICAL OMIT_TABLE
U0500
BROADWELL-MOBILE-Y-B
BGA
(13 OF 20)

SYNC MASTER=J92 DEVMLB		SYNC DATE=10/01/2013	
CPU/PCH POWER			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 8 OF 130	SHEET 8 OF 75



PAGE TITLE		DRAWING NUMBER	
CPU/PCH GROUNDS		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		9 OF 130	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		9 OF 75	



SYNC MASTER=J92.WILL SYNC DATE=04/10/2013

All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 0.9 unless stated otherwise

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
 Apple implementation : 16x 10uF 0402 stuff, 12x 10uF 0402 nostuff


60 45 35 8 PPVCC_S0_CPU




CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 2x 2.2uF 0402, 6x 10uF 0603
 Apple implementation : 2x 2.2uF 0402, 6x 10uF 0402

59 52 46 21 20 18 8 PPIV2_S3




PAGE TITLE		SYNC MASTER=J92 DEVMLB		SYNC DATE=10/01/2013	
CPU Decoupling				DRAWING NUMBER	SIZE
Apple Inc.				<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				REVISION	<E4LABEL>
				BRANCH	<BRANCH>
				PAGE	10 OF 130
				SHEET	10 OF 75



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srinii, dated 9/10/2012 2:11pm.

PAGE TITLE		DRAWING NUMBER		SIZE	
SYNC MASTER=J92 DEVMLB		SYNC DATE=09/23/2013			
PCH Decoupling					
Apple Inc.		DRAWING NUMBER		SIZE	
		<SCH NUM>		D	
		REVISION			
		<E4LABEL>			
		BRANCH			
		<BRANCH>			
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
				PAGE	
				12 OF 130	
				SHEET	
				11 OF 75	



SATA Port assignments:

Pin	Signal	Assignment
V36	NC SATA0 D2RN	NO_TEST=TRUE
V38	NC SATA0 D2RP	NO_TEST=TRUE
W43	NC SATA0 R2DN	NO_TEST=TRUE
AA43	NC SATA0 R2DP	NO_TEST=TRUE
T37	NC SATA1 D2RN	NO_TEST=TRUE
T39	NC SATA1 D2RP	NO_TEST=TRUE
T43	NC SATA1 R2DN	NO_TEST=TRUE
V42	NC SATA1 R2DP	NO_TEST=TRUE
Y38	NC SATA2 D2RN	NO_TEST=TRUE
W39	NC SATA2 D2RP	NO_TEST=TRUE
T41	NC SATA2 R2DN	NO_TEST=TRUE
W41	NC SATA2 R2DP	NO_TEST=TRUE
W37	NC SATA3 D2RN	NO_TEST=TRUE
Y36	NC SATA3 D2RP	NO_TEST=TRUE
AB42	NC SATA3 R2DN	NO_TEST=TRUE
AA41	NC SATA3 R2DP	NO_TEST=TRUE

CRITICAL OMIT TABLE

Pin	Signal	Assignment
AD29	CLKOUT_PCIE_N0	
AC29	CLKOUT_PCIE_P0	
B33	PCIECLKRQ0*/GPIO18	
AD30	CLKOUT_PCIE_N1	
AC30	CLKOUT_PCIE_P1	
H25	PCIECLKRQ1*/GPIO19	
AE30	CLKOUT_PCIE_N2	
AG30	CLKOUT_PCIE_P2	
P25	PCIECLKRQ2*/GPIO20	
AC34	CLKOUT_PCIE_N3	
AD34	CLKOUT_PCIE_P3	
P27	PCIECLKRQ3*/GPIO21	
AE29	CLKOUT_PCIE_N4	
AG29	CLKOUT_PCIE_P4	
D35	PCIECLKRQ4*/GPIO22	
AG33	CLKOUT_PCIE_N5	
AE33	CLKOUT_PCIE_P5	
G30	PCIECLKRQ5*/GPIO23	

SYNC MASTER=J92 WILL SYNC DATE=04/10/2013

PCH Audio/JTAG/SATA/CLK

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 13 OF 130
 SHEET: 12 OF 75

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



SYNC MASTER=J92 WILL SYNC DATE=04/10/2013

PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 14 OF 130
SHEET: 13 OF 75

8 7 6 5 4 3 2 1

PCIe Port Assignments:

SSD lane 0

SSD lane 1

SSD lane 2

SSD lane 3

AirPort

Camera

Thunderbolt lane 0

Thunderbolt lane 1

CRITICAL OMIT_TABLE

U0500 BGA (11 OF 20)

USB Port Assignments:

Ext A (LS/FS/HS)

Ext B (LS/FS/HS)

BT

IR

Trackpad

Unused

Reserved: Camera

Reserved: SD (HS)

Unused

Unused

USB3 Port Assignments:

Ext A (SS)

Unused

PP1V05_S0SW_PCH_VCCUSB3PLL

R1500 3.01K

PLACE_NEAR=U0500.F41:2.54mm

CRITICAL OMIT_TABLE


U0500 BGA (7 OF 20)

Table with 4 columns: Signal Name, Resistor Value, Pin, and Component Value. Includes LPC AD<0>, LPC AD<1>, LPC AD<2>, LPC AD<3>, and LPC FRAME L.


Table with 4 columns: Signal Name, Pin, Component Value, and Notes. Includes SPI_CLK_R, SPI_CS0_R_L, TP_SPI_CS1_L, TP_SPI_CS2_L, SPI_MOSI_R, SPI_MISO, SPI_IO<2>, and SPI_IO<3>.

Table with 4 columns: Signal Name, Pin, Component Value, and Notes. Includes PCH SMBALERT_L, SMBUS_PCH_CLK, SMBUS_PCH_DATA, WOL_EN, SML_PCH_0_CLK, SML_PCH_0_DATA, PCH_SML1ALERT_L, SMBUS_SMC_1_S0_SCI, SMBUS_SMC_1_S0_SDA, NC_CLINK_CLK, NC_CLINK_DATA, and NC_CLINK_RESET_L.

SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.



Technical drawing header and footer containing Apple Inc. logo, drawing title 'PCH PCIe/USB/LPC/SPI/SMBus', revision 'D', and page information '15 OF 130' and '14 OF 75'.



Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

Requires connection to SMC via 1K series R

www.qdzbwx.com

SYNC MASTER=J92 DEVMLB		SYNC DATE=08/14/2013	
PAGE TITLE			
PCH GPIO/MISC/LPIO		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	15 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

Extra BPM Probepoints

- XDP_BPM_L<2> PP1802
- XDP_BPM_L<3> PP1803
- XDP_BPM_L<4> PP1804
- XDP_BPM_L<5> PP1805
- XDP_BPM_L<6> PP1806
- XDP_BPM_L<7> PP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

- XDP_CPU_TDO R1810
- XDP_CPU_TCK R1813
- TDI and TMS are terminated in CPU.

D

D

C

C

B


B

A

A


PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.



Unused & MLB_RAMCFGx GPIOs have TPs.
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.
 SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
 JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.
 SSD_PCIEx_SEL_L straps are connected via 1K to common net.
 LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.



CPU JTAG Isolation




CPU/PCH Merged XDP

Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 18 OF 130	SHEET 16 OF 75


System 32kHz / 12MHz / 24MHz Clock Generator



PCH ME Disable Strap







PCH 24MHz Outputs



www.qdzbwx.com


SYNC MASTER=J92 DEVMLB		SYNC DATE=06/28/2013	
PAGE TITLE Chipset Support			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 19 OF 130	SHEET 17 OF 75

Platform Reset Connections




RAM Configuration Straps

Pull-downs for chip-down RAM systems




LPDDR3 Alias Support




PAGE TITLE		SYNC DATE=08/01/2013	
Project Chipset Support			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE	PAGE	
	20 OF 130	18 OF 75	

CPU-Based Margining

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) ?..?mV per step




SYNC MASTER=J92 DEVMLB		SYNC DATE=06/28/2013	
PAGE TITLE LPDDR3 VREF MARGINING			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 22 OF 130
		SHEET	19 OF 75



www.qdzbwx.com

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE LPDDR3 DRAM Channel A (0-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
PAGE 23 OF 130		SHEET 20 OF 75	



CRITICAL

CRITICAL

OMIT TABLE
U2500
BGA
SYM 1 OF 2


OMIT TABLE
U2500
BGA
SYM 2 OF 2

ELPIDA
32GB-LPDDR3X64

ELPIDA
32GB-LPDDR3X64

DDR A
DDR B

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE LPDDR3 DRAM Channel B (0-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 25 OF 130		SHEET 21 OF 75	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
131S0259	1	CAP, 7PF, +/-0.1PF, 16V, 01005	R3514	CRITICAL	
152S1742	1	IND, FILM, 1.6NH, +/-0.1NH, 200MA, 01005	C3513	CRITICAL	
152S1544	1	IND, FILM, 0.4NH, +/-0.1NH, 270MA, 01005	R3511	CRITICAL	
152S1564	1	IND, FILM, 2.4NH, +/-0.1NH, 200MA, 01005	R3524	CRITICAL	
152S1720	1	IND, FILM, 1.8NH, +/-0.1NH, 270MA, 01005	C3520	CRITICAL	


SYNC MASTER=J72 MLB SYNC DATE=11/13/2012

WIFI/BT: MODULE

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 35 OF 130
SHEET: 22 OF 75



SSD/PCH Level Shifter

PCH UART BT/SSD MUX

BT UART CTS# Isolation

PCH UART CTS# Isolation

PCIE SSD R2D C N<3>	C3710	1	2	GND VOID=TRUE	PCIE SSD R2D N<3>
PCIE SSD R2D C P<3>	C3711	1	2	GND VOID=TRUE	PCIE SSD R2D P<3>
PCIE SSD R2D C N<2>	C3712	1	2	GND VOID=TRUE	PCIE SSD R2D N<2>
PCIE SSD R2D C P<2>	C3713	1	2	GND VOID=TRUE	PCIE SSD R2D P<2>
PCIE SSD R2D C N<1>	C3714	1	2	GND VOID=TRUE	PCIE SSD R2D N<1>
PCIE SSD R2D C P<1>	C3715	1	2	GND VOID=TRUE	PCIE SSD R2D P<1>
PCIE SSD R2D C N<0>	C3716	1	2	GND VOID=TRUE	PCIE SSD R2D N<0>
PCIE SSD R2D C P<0>	C3717	1	2	GND VOID=TRUE	PCIE SSD R2D P<0>

22 usec tau

Bootloader Enable


SYNC MASTER=J92 DEVMLB SYNC DATE=09/11/2013

SSD Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	37 OF 130
SHEET	23 OF 75




SYNCH MASTER=J92 DEVMLB SYNC DATE=07/24/2013

Camera 1 of 2

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 39 OF 130
SHEET: 24 OF 75



www.qdzbwx.com

CAMERA SENSOR



68	14	MEM	PCIE_CAMERA_R2D_C_P	C4033	1	2	PCIE_CAMERA_R2D_P	0.1UF	10% 16V X5R-CERM 0201	24	68
68	14	MEM	PCIE_CAMERA_R2D_C_N	C4032	1	2	PCIE_CAMERA_R2D_N	0.1UF	10% 16V X5R-CERM 0201	24	68
68	24	MEM	PCIE_CAMERA_D2R_C_P	C4031	1	2	PCIE_CAMERA_D2R_P	0.1UF	10% 16V X5R-CERM 0201	24	68
68	24	MEM	PCIE_CAMERA_D2R_C_N	C4030	1	2	PCIE_CAMERA_D2R_N	0.1UF	10% 16V X5R-CERM 0201	24	68
68	12	MEM	PCIE_CLK100M_CAMERA_P	C4061	1	2	PCIE_CLK100M_CAMERA_C_P	0.1UF	10% 16V X5R-CERM 0201	24	68
68	12	MEM	PCIE_CLK100M_CAMERA_N	C4062	1	2	PCIE_CLK100M_CAMERA_C_N	0.1UF	10% 16V X5R-CERM 0201	24	68

SYNC MASTER=J92 DEVMLB SYNC DATE=10/10/2013


Camera 2 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	40 OF 130	SHEET	25 OF 75

Mode	DX_EN	M_EN	M_SEL0	M_SEL1	INB	Mission
Empty	0	0	X	X	Hi-Z	Hi-Z
Mojo	1	1	1	1	OUTB1	UART (SMC)
USB (Host)	1	1	1	0	OUTA1	USB (PCH)
USB (Device)	1	1	0	0	OUTA0	USB (HPM)
HPM UART	1	1	0	1	OUTB0	UART (HPM)



Mode	DX_EN	DEBUG_A_EN	DEBUG_B_EN	DEBUG_FLIP_L	SMC_SWCLK_EN	HPM_SWCLK_EN	INA	DXDEBUG
Empty	0	0	X	0	X	X	Hi-Z	Hi-Z
No Debug	1	0	X	0	X	X	Hi-Z	Hi-Z
SMC SWD	1	1	X	1	1	X	OUTA1	SWD (SMC)
Mojo	1	1	X	1	0	0	OUTA0 OUTB0	UART (SMC)
HPM SWD	1	X	1	0	X	1	OUTB1	SWD (HPM)

Mode	RFU_EN_L	DEBUG_A_EN	DEBUG_B_EN	DEBUG_FLIP_L	SMC_SWCLK_EN	HPM_SWCLK_EN	INB	RFU
Empty	1	X	0	0	X	X	Hi-Z	Hi-Z
DP	0	X	0	1	X	X	Hi-Z	AUX+/HPD
HPM SWD	0	X	1	1	X	1	OUTB1	SWD (HPM)
Mojo	0	X	1	0	0	0	OUTB0 OUTA0	UART (SMC)
SMC SWD	0	1	X	0	1	X	OUTA1	SWD (SMC)

SYNC MASTER=J92 DEVMLB SYNC DATE=07/08/2014


Apple Inc.

Low Speed MUXing

Apple logo

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

<SCH_NUM> D
<E4LABEL>
<BRANCH>
PAGE 44 OF 130
SHEET 26 OF 75




HS_FLIP swaps Tx1/2 and Rx1/2

Mode	HS_EN	DP_EN_L	USB_EN	SSTx1	SSRx1	SSTx2	SSRx2
Empty	0	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z
USB3	1	1	1	R2D	D2R	Hi-Z	Hi-Z
USB3/DPx2	1	0	1	R2D	D2R	ML1	ML0
DPx4 (Passive)	1	0	0	ML2	ML3	ML1	ML0
DCI (Debug)	1	1	0	(ML2)	(ML3)	DCI-R2D	DCI-D2R


NOTE: Invert HS_FLIP in DCI mode to put DCI-USB on USB3 pins. USB3 and DP not usable in DCI mode.

SYNC MASTER=DEV MLB		SYNC DATE=04/17/2014	
High Speed MUXing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 130
		SHEET	27 OF 75



HPM SWITCH_EN Isolation
Allows HPM to monitor QR_SWITCH_EN without creating leakage path.

SSP/IOH Steering Resistors




HPMBB:SSP0 - Use LPC SSP0 SPI controller (PoR)
HPMBB:IOH - Use LPC I/O Handler for BB SPI (CYA)

PIO0_3 pull-down ensures MCU does not enter USB ISP mode when blank.


Table of pull-down resistors for various HPM pins. Includes columns for resistor value, pin name, and domain.

4.7k pull-downs ensure signals are low when MCU boots to counter internal 10-85uA pull-ups.

Allows SAK to override HPM outputs (connector unplug)




Polarity swap is intentional, required to support low-speed USB on LPC11U37.



All non-AON signals are open-drain to avoid leakage.
P1_7 in G3H domain for initial detection of G3H power.

Host Port Micro drawing information including Apple Inc. logo, drawing number, revision, and page number (46 OF 130).




E85 AC coupled signals

NO_XNET_CONNECTION=TRUE
R4725 100K
R4726 100K
NO_XNET_CONNECTION=TRUE



E85 PCIe CLKREQ_L isolation

O4700 DMN32D2LPB4
PP3V3_S0
TBT_CLKREQ_L

516S1183 E85 B2B RECEPTACLE




USB VBUS & BC 1.2 Charger Detection




SYNC MASTER=DEV MLB		SYNC DATE=04/17/2014	
E85 FLEX CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	47 OF 130
		SHEET	29 OF 75

IPD ZIF CONNECTOR


Bottom side contacts used
Pinout reversed from flex



www.qdzbwx.com





SYNC MASTER=J92 DEVMLB		SYNC DATE=03/26/2014	
PAGE TITLE Keyboard & Trackpad Conn			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 48 OF 130	SHEET 30 OF 75




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.








PAGE TITLE		SYNC MASTER=J92 DEVMLB		SYNC DATE=10/11/2013	
Apple Inc.		DRAWING NUMBER	<SCH_NUM>	SIZE	D
		REVISION	<E4LABEL>	BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY:				PAGE	50 OF 130
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				SHEET	31 OF 75
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



SMC12 PECCI Support



Debug Power "Buttons"




SYNC MASTER=J92 DEVMLB		SYNC DATE=10/11/2013	
SMC Shared Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	51 OF 130
		SHEET	32 OF 75

8 7 6 5 4 3 2 1





D C B A

35 31 SMC_PBUS_VSENSE == SMC_PBUS_VSENSE 31 33 35
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 SMC_DCIN_VSENSE == SMC_DCIN_VSENSE 31 33 35
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 SMC_BMON_ISENSE == SMC_BMON_ISENSE 31 33 35
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 SMC_DCIN_ISENSE == SMC_DCIN_ISENSE 31 33 35
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 SMC_HS_COMPUTING_ISENSE == SMC_HS_COMPUTING_ISENSE 31 33 35
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_ACC_PWR_VSENSE == NC_SMC_ACC_PWR_VSENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_P1V05S0_VSENSE == NC_SMC_P1V05S0_VSENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 SMC_CPU_VSENSE == SMC_CPU_VSENSE 31 33 35
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_WLAN_ISENSE == NC_SMC_WLAN_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_PPBUS_TPAD_ISENSE == NC_SMC_PPBUS_TPAD_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_CAMERA_ISENSE == NC_SMC_CAMERA_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_P3V3S0_ISENSE == NC_SMC_P3V3S0_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_1V8PWR_ISENSE == NC_SMC_1V8PWR_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_ACCPWR_ISENSE == NC_SMC_ACCPWR_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 SMC_ACC_VSENSE == SMC_ACC_VSENSE 31 33 35
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_PANEL_ISENSE == NC_SMC_PANEL_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_P1V1_S0_ISENSE == NC_SMC_P1V1_S0_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 46 31 SMC_P1V2S3_ISENSE == SMC_P1V2S3_ISENSE == SMC_P1V2S3_ISENSE 31 33 46
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_OTHER_HI_ISENSE == NC_SMC_OTHER_HI_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_P1V05SUS_ISENSE == NC_SMC_P1V05SUS_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_P3V3S5_ISENSE == NC_SMC_P3V3S5_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_BMON_DISCRETE_ISENSE == NC_SMC_BMON_DISCRETE_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 35 31 NC_SMC_LCDBKLT_ISENSE == NC_SMC_LCDBKLT_ISENSE 31 33
 MAKE_BASE=TRUE NO_TEST=TRUE
 44 31 SMC_CPU_ISENSE == SMC_CPU_ISENSE == SMC_CPU_ISENSE 31 33 44
 MAKE_BASE=TRUE NO_TEST=TRUE

SMC AVREF Supply





Top-Block Swap



Truth table

ASPGD	S0_L	ULQ_L	P1V05_SUS
0	0	1	1.05V
0	1	1	1.05V
1	0	0	0.95V
1	1	1	1.05V



SYNC MASTER=J43 MLB SYNC DATE=10/24/2012


SMC Project Support

Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
52 OF 130	
SHEET	
33 OF 75	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1











SMC "0" SMBus S0 Connections

Pullups are on eDP connector page and gated by EDP_PANEL_PWR

Internal DP (See Table)

Internal DP	J43	J41
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N Y	Samsung LGD AUO Y *
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y N	* N *
DVR - (Write: 0x4E Read: 0x4F)	Y Y	Y Y N

(* = Multiple options)



SYNC MASTER=J43 MLB SYNC DATE=10/24/2012

SMBus Connections


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 53 OF 130
 SHEET: 34 OF 75


POR VOLTAGE / CURRENT SENSORS : TO BE USED IN PRODUCTION

VPOR: PBUS Voltage Sense Enable & Filter




ICOR : COMPUTING High Side Current Sense

EDP Current :12A
MAX Vdiff : 24 mV
GAIN : 100X



Need to set gains for ULX


EMC1704 Computing High Side Gain Stage




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current REF threshold at 0.100mA


VDOR: DC-In Voltage Sense Enable & Filter




CHARGER BMON High Side Current Sense




DC-IN (AMON) Current Sense



VCFR CPU Vcore Voltage Sense / Filter




ACC Voltage Sense




PAGE TITLE		PAGE NUMBER	
Voltage & Current Sensing		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		54 OF 130	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		35 OF 75	

POR THERMAL SENSORS : TO BE USED IN PRODUCTION

CPU Proximity, Inlet ,DDR and BMON THR Sensor




NAND Temp Sensor




SYNC MASTER=J92 DEVMLB		SYNC DATE=09/12/2013	
Temperature Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	55 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	36 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SPI ROM - Combo BGA Footprint (3 vendors)


Quad-IO Mode (Mode 0 & 3) supported.
SPI Frequency: 50MHz for CPU, 20MHz for SMC.



SPI+SWD SAM Connector




BootROM SPI Bus Series Termination



PAGE TITLE		SYNC MASTER=J92 DEVMLB		SYNC DATE=07/23/2013	
SPI+SWD Debug Connector					
Apple Inc.		DRAWING NUMBER	<SCH_NUM>	SIZE	D
		REVISION	<E4LABEL>	BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					
		PAGE	61 OF 130	SHEET	37 OF 75

Left Speaker Amps

APPLE P/N 353S4265



SPEAKER CONFIGS

BOM GROUP	BOM OPTIONS
EQ:2CH	LCHANNEL:1,RCHANNEL:3
EQ:4CH	LCHANNEL:0,RCHANNEL:4

SYNC MASTER=J92 DEVMLB SYNC DATE=09/19/2013

Audio:Left Speaker Amps

Apple Inc.


DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 63 OF 130
 SHEET: 38 OF 75

Right Speaker Amps

APPLE P/N 353S4265



SYNC MASTER=J92 DEVMLB		SYNC DATE=09/19/2013	
Audio:Right Speaker Amps			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	64 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	39 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)		0X09 (A)
SPEAKERS	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SOUTHBRIDGE RESOURCE/PIN ALLOCATIONS

FUNCTION	NET NAME	SB GPIO/INT
PERIPHERAL/EXTRACTION DETECT	AUD_IP_PERIPHERAL_DET3	GPIO 3
MIKEY INTERRUPT	AUD_I2C_INT_L	GPIO 5
MIKEY ENABLE	AUD_IPHS_SWITCH_GPIO	GPIO 16
MIKEY I2C BUS	I2C_MIKEY_SDA/SCL	SMBUS 0


LEFT SPEAKER CONN



RIGHT SPEAKER CONN



CRITICAL J6799 502250-8027 F-RT-SM



RIO FLEX CONN

SYNC MASTER=CARA J92 SYNC DATE=04/17/2014

AUDIO: CONNECTORS

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 67 OF 130
 SHEET: 40 OF 75

8 7 6 5 4 3 2 1

D
C
B
A


D
C
B
A



SYNC MASTER=J43 MLB		SYNC DATE=10/24/2012	
Battery Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	69 OF 130
		SHEET	41 OF 75


8 7 6 5 4 3 2 1

3.3V G3H VR - Bansuri



SYNC MASTER=J92 WILL		SYNC DATE=02/04/2013	
PAGE TITLE 3.3V G3Hot Regulator			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 70 OF 130		SHEET 42 OF 75	

Charger PMIC - Bansuri



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00347	1	IC,ISL95530B1T11,CHGR PMU,BANSURI,WCSF56	U7100	CRITICAL	


SYNC MASTER=J92 DEVMLB SYNC DATE=04/04/2014

PAGE TITLE: PBus Supply & Battery Charger


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 71 OF 130
 SHEET: 43 OF 75




SYNC MASTER=J43 MLB		SYNC DATE=10/09/2012	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	72 OF 130
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Vout = 1.85V max
27A max load
f = 700kHz

www.qdzbwx.com


SYNC MASTER=DEV MLB		SYNC DATE=04/17/2014	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	45 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




- TPS650811 (Walrus):**
- OTP
 - Power-up State Machine
 - 32kHz / 24MHz
 - RTC Domain
 - Coin Cell Charger
 - Overtemp V12.6 Interface
 - Power Button
 - AC/DC Detection
 - EC RESET
 - Emergency RESET Handler
 - V3 Converter (V5Dx_WP)
 - V6 Converter (V3.3Dx_SSD)
 - V7 Converter (V1.8U)
 - V10 Controller (V1.2U)
 - V11 LDO (V0.6Dx)
 - V12 LDO (2.5V/1.5V)
 - Ref Sys
 - GPIOs
 - ADC
 - Power Monitor Unit
 - Interrupt Handler
 - Battery Detection
 - Digital Block
 - I2C

www.qdzbwx.com

V10 (V1.2U VR)



V12 LDO (1.5V)




SYNC MASTER=J92 DEVMLB SYNC DATE=04/04/2014

LPDDR3 Supply


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	74 OF 130	SHEET	46 OF 75



SYNC MASTER=DEV MLB		SYNC DATE=04/17/2014	
PAGE TITLE 5V & 3.3V Power Supplies			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 75 OF 130		SHEET 47 OF 75	




- TPS650801 (Dolphin):**
- OTP
 - I2C
 - LED Drivers
 - V2 Converter (V5A_DS3)
 - V4 Converter (V3.3A_DSX)
 - V5 Converter (V3.3Dx)
 - V8 Converter (V1.5S - UNUSED)
 - V9 Controller (V1.05A)
 - 3V LDO
 - 5V LDO
 - Digital Block
 - Ref Sys

SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
1.05V S0 Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	76 OF 130
		SHEET	48 OF 75

Page Notes


Power aliases required by this page:
 - =PPVIN_S0_LCDBKLT (6-8.6V LCD Backlight Input)
 - =PP5V_S0_BKLTCTRL (5V Backlight Driver Input)
 - =PP5V_S0_KBDLED (5V Keyboard Backlight Input)

BOM options provided by this page:
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
 BKLT:PROD - Stuffs 0 ohm series R for production




SYNC MASTER=J92 DEVMLB		SYNC DATE=10/01/2013	
LCD Backlight Driver			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	77 OF 130
		SHEET	49 OF 75


E85 VBUS/VCONN 5V VR




VCONN Current Limiters




1.05V S4 Switcher




VBUS Current Limiter/OVP IC




2.5V SSD LDO



V7 (V1.8U VR)



1.1V SSD VR



SYNC MASTER=J92 DEVMLB SYNC DATE=04/04/2014


Misc Power Supplies

Apple Inc.


DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>		
BRANCH	<BRANCH>		
PAGE	78 OF 130		
SHEET	50 OF 75		

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


3.3V SUS Switch




3.3V S4 Switch




1.05V S0 Switch




1.05V PCH PCIe Switch



1.05V PCH SATA Switch



1.05V PCH USB3 Switch




SYNC MASTER=J92 DEVMLB		SYNC DATE=07/24/2013	
Power FETs			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	80 OF 130
		SHEET	51 OF 75

8 7 6 5 4 3 2 1


Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PP2_ENABLE	SMC_S4_WAKEUP_EN	PM_SUS_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (G3M0AC)	toggle J82	0	0	0	0	0	0
Battery Off (G3M0A)	1	0	0	0	0	0	0


SUS & S4 Enables




S3 Enables




S5 Power Good



S0 Enables



LPDDR power down sequencing support



D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

SYNC MASTER=J92 DEVMLB SYNC DATE=09/20/2013


Power Control

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

81 OF 130
52 OF 75


LCD PANEL INTERFACE (eDP) + Camera (MIPI)



LCD Panel HPD & AUX strapping



SYNC MASTER=J92 DEVMLB		SYNC DATE=09/25/2013	
PAGE TITLE eDP Display Connector			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 83 OF 130	SHEET 53 OF 75



D

D

C

C

B

B

A

A

S1-X GPIO[10:1] IPD

VENDOR NAND_VEND(GPIO3)	
TOSHIBA	1
SANDISK	0
DENSITY NAND_DENS0(GPIO4) NAND_DENS1(GPIO5)	
128GB	1
256GB	0
512GB	1
LITHO NAND_LITHO(GPIO6)	
1X	1
1Y	0
DIE SIZE NAND_DIE(GPIO7)	
64Gb	1
128Gb	0
# NAND_CH (GPIO8)	
8 (X56)	1
4 (J92)	0

SSD NAND Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-7360	2	NAND, 19NM, 64GB, MLC, RAW, 64G, 2-CH, LGA60	U8801, U8810	CRITICAL	NAND_TYPE:TOSH_128GB_1X_64GBIT
335S00004	2	NAND, TOGGLE DDR2, 2CH, 64GB, 1YNM, 3.3V, LGA60	U8801, U8810	CRITICAL	NAND_TYPE:TOSH_128GB_1Y_64GBIT
335S1031	2	NAND, TOGGLE DDR2, 2CH, 128GB, 1YNM, 3.3V, LGA60	U8801, U8810	CRITICAL	NAND_TYPE:TOSH_256GB_1Y_128GBIT
335S1032	2	NAND, TOGGLE DDR2, 2CH, 256GB, 1YNM, 3.3V, LGA60	U8801, U8810	CRITICAL	NAND_TYPE:TOSH_512GB_1Y_128GBIT
998-7361	2	NAND, 19NM, 64GB, MLC, RAW, 64G, 2-CH, LGA60	U8801, U8810	CRITICAL	NAND_TYPE:SAND_128GB_1X_64GBIT
335S1044	2	NAND, TOGGLE DDR2, 2CH, 64GB, 1YNM, 3.3V, LGA60	U8801, U8810	CRITICAL	NAND_TYPE:SAND_128GB_1Y_64GBIT
335S1041	2	NAND, TOGGLE DDR2, 2CH, 128GB, 1YNM, 3.3V, LGA60	U8801, U8810	CRITICAL	NAND_TYPE:SAND_256GB_1Y_128GBIT
335S1045	2	NAND, TOGGLE DDR2, 2CH, 256GB, 1YNM, 3.3V, LGA60	U8801, U8810	CRITICAL	NAND_TYPE:SAND_512GB_1Y_128GBIT

SSD NAND CONFIG Straps

BOM GROUP	BOM OPTIONS
NAND:TOSH_128GB_1X_64GBIT	NAND_DENS0, NAND_DENS1, NAND_VEND, NAND_LITHO, NAND_DIE, NAND_TYPE:TOSH_128GB_1X_64GBIT
NAND:TOSH_128GB_1Y_64GBIT	NAND_DENS0, NAND_DENS1, NAND_VEND, NAND_DIE, NAND_TYPE:TOSH_128GB_1Y_64GBIT
NAND:TOSH_256GB_1Y_128GBIT	NAND_VEND, NAND_DENS1, NAND_TYPE:TOSH_256GB_1Y_128GBIT
NAND:TOSH_512GB_1Y_128GBIT	NAND_VEND, NAND_DENS0, NAND_TYPE:TOSH_512GB_1Y_128GBIT
NAND:SAND_128GB_1X_64GBIT	NAND_DENS0, NAND_DENS1, NAND_LITHO, NAND_DIE, NAND_TYPE:SAND_128GB_1X_64GBIT
NAND:SAND_128GB_1Y_64GBIT	NAND_DENS0, NAND_DENS1, NAND_DIE, NAND_TYPE:SAND_128GB_1Y_64GBIT
NAND:SAND_256GB_1Y_128GBIT	NAND_DENS1, NAND_TYPE:SAND_256GB_1Y_128GBIT
NAND:SAND_512GB_1Y_128GBIT	NAND_DENS0, NAND_TYPE:SAND_512GB_1Y_128GBIT

SYNC MASTER=J92 SSD		SYNC DATE=02/11/2014	
SSD Controller (1 of 4)			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	84 OF 130
		SHEET	54 OF 75

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

OMIT_TABLE

U8400 S1-X BGA SYM 1 OF 9

70 58	OMIT	ANIO_ALE	F18	ANIO_ALE	ANI2_ALE	E12	X NC
70 58	OMIT	ANIO_CLE	D19	ANIO_CLE	ANI2_CLE	D11	X NC
70 58	BT	ANIO_DQS_N	B20	ANIO_DQS_N	ANI2_DQS_N	B14	X NC
70 58	BT	ANIO_DQS_P	A20	ANIO_DQS_P	ANI2_DQS_P	A14	X NC
70 58	BT	ANIO_IO<0>	B22	ANIO_IO0	ANI2_IO0	A16	X NC
70 58	BT	ANIO_IO<1>	A23	ANIO_IO1	ANI2_IO1	A11	X NC
70 58	BT	ANIO_IO<2>	B21	ANIO_IO2	ANI2_IO2	B16	X NC
70 58	BT	ANIO_IO<3>	A22	ANIO_IO3	ANI2_IO3	B11	X NC
70 58	BT	ANIO_IO<4>	A21	ANIO_IO4	ANI2_IO4	A12	X NC
70 58	BT	ANIO_IO<5>	B18	ANIO_IO5	ANI2_IO5	B12	X NC
70 58	BT	ANIO_IO<6>	A18	ANIO_IO6	ANI2_IO6	B15	X NC
70 58	BT	ANIO_IO<7>	C18	ANIO_IO7	ANI2_IO7	A15	X NC
70 58	OMIT	ANIO_NCE<0>	E23	ANIO_NCE0	ANI2_NCE0	E16	X NC
70 58	OMIT	ANIO_NCE<1>	D22	ANIO_NCE1	ANI2_NCE1	D15	X NC
70 58	OMIT	ANIO_NCE<2>	E22	ANIO_NCE2	ANI2_NCE2	E15	X NC
70 58	OMIT	ANIO_NCE<3>	D21	ANIO_NCE3	ANI2_NCE3	D14	X NC
		NC X	E21	ANIO_NCE4	ANI2_NCE4	E14	X NC
		NC X	D20	ANIO_NCE5	ANI2_NCE5	D13	X NC
		NC X	E20	ANIO_NCE6	ANI2_NCE6	E13	X NC
		NC X	E19	ANIO_NCE7	ANI2_NCE7	D12	X NC
70 58	BT	ANIO_NRE_N	B19	ANIO_NRE_N	ANI2_NRE_N	B13	X NC
70 58	BT	ANIO_NRE_P	A19	ANIO_NRE_P	ANI2_NRE_P	A13	X NC
70 58	OMIT	ANIO_NWE	D23	ANIO_NWE	ANI2_NWE	D16	X NC
		NC X	D18	ANIO_PPM_IN	ANI2_PPM_IN	E11	X NC
		NC X	E18	ANIO_PPM_OUT	ANI2_PPM_OUT	F11	X NC
70 58	OMIT	ANI1_ALE	D25	ANI1_ALE	ANI3_ALE	D5	X NC
70 58	OMIT	ANI1_CLE	D26	ANI1_CLE	ANI3_CLE	E5	X NC
70 58	BT	ANI1_DQS_N	E28	ANI1_DQS_N	ANI3_DQS_N	B6	X NC
70 58	BT	ANI1_DQS_P	E29	ANI1_DQS_P	ANI3_DQS_P	A6	X NC
70 58	BT	ANI1_IO<0>	G28	ANI1_IO0	ANI3_IO0	B4	X NC
70 58	BT	ANI1_IO<1>	J29	ANI1_IO1	ANI3_IO1	A7	X NC
70 58	BT	ANI1_IO<2>	G29	ANI1_IO2	ANI3_IO2	C4	X NC
70 58	BT	ANI1_IO<3>	L29	ANI1_IO3	ANI3_IO3	B9	X NC
70 58	BT	ANI1_IO<4>	J28	ANI1_IO4	ANI3_IO4	B8	X NC
70 58	BT	ANI1_IO<5>	B26	ANI1_IO5	ANI3_IO5	A9	X NC
70 58	BT	ANI1_IO<6>	C26	ANI1_IO6	ANI3_IO6	A4	X NC
70 58	BT	ANI1_IO<7>	B25	ANI1_IO7	ANI3_IO7	A8	X NC
70 58	OMIT	ANI1_NCE<0>	J25	ANI1_NCE0	ANI3_NCE0	D9	X NC
70 58	OMIT	ANI1_NCE<1>	J26	ANI1_NCE1	ANI3_NCE1	E9	X NC
70 58	OMIT	ANI1_NCE<2>	H25	ANI1_NCE2	ANI3_NCE2	D8	X NC
70 58	OMIT	ANI1_NCE<3>	H26	ANI1_NCE3	ANI3_NCE3	E8	X NC
		NC X	G25	ANI1_NCE4	ANI3_NCE4	D7	X NC
		NC X	G26	ANI1_NCE5	ANI3_NCE5	E7	X NC
		NC X	F25	ANI1_NCE6	ANI3_NCE6	D6	X NC
		NC X	F26	ANI1_NCE7	ANI3_NCE7	E6	X NC
70 58	BT	ANI1_NRE_N	D27	ANI1_NRE_N	ANI3_NRE_N	B5	X NC
70 58	BT	ANI1_NRE_P	C27	ANI1_NRE_P	ANI3_NRE_P	A5	X NC
70 58	OMIT	ANI1_NWE	K25	ANI1_NWE	ANI3_NWE	F9	X NC
		NC X	E26	ANI1_PPM_IN	ANI3_PPM_IN	D4	X NC
		NC X	E25	ANI1_PPM_OUT	ANI3_PPM_OUT	E4	X NC

OMIT_TABLE

U8400 S1-X BGA SYM 2 OF 9

NC X	AE12	ANI4_ALE	ANI6_ALE	AF25	ANI6_ALE	58 70
NC X	AF11	ANI4_CLE	ANI6_CLE	AF26	ANI6_CLE	58 70
NC X	AH14	ANI4_DQS_N	ANI6_DQS_N	AE28	ANI6_DQS_N	58 70
NC X	AJ14	ANI4_DQS_P	ANI6_DQS_P	AE29	ANI6_DQS_P	58 70
NC X	AJ11	ANI4_IO0	ANI6_IO0	W29	ANI6_IO<0>	58 70
NC X	AJ16	ANI4_IO1	ANI6_IO1	AC29	ANI6_IO<1>	58 70
NC X	AH11	ANI4_IO2	ANI6_IO2	AA28	ANI6_IO<2>	58 70
NC X	AH16	ANI4_IO3	ANI6_IO3	AG26	ANI6_IO<3>	58 70
NC X	AJ15	ANI4_IO4	ANI6_IO4	AH26	ANI6_IO<4>	58 70
NC X	AH15	ANI4_IO5	ANI6_IO5	AH25	ANI6_IO<5>	58 70
NC X	AJ12	ANI4_IO6	ANI6_IO6	AA29	ANI6_IO<6>	58 70
NC X	AH12	ANI4_IO7	ANI6_IO7	AC28	ANI6_IO<7>	58 70
NC X	AE16	ANI4_NCE0	ANI6_NCE0	AA25	ANI6_NCE<0>	58 70
NC X	AF15	ANI4_NCE1	ANI6_NCE1	AA26	ANI6_NCE<1>	58 70
NC X	AE15	ANI4_NCE2	ANI6_NCE2	AB25	ANI6_NCE<2>	58 70
NC X	AF14	ANI4_NCE3	ANI6_NCE3	AB26	ANI6_NCE<3>	58 70
NC X	AE14	ANI4_NCE4	ANI6_NCE4	AC25	X NC	
NC X	AF13	ANI4_NCE5	ANI6_NCE5	AC26	X NC	
NC X	AE13	ANI4_NCE6	ANI6_NCE6	AD25	X NC	
NC X	AF12	ANI4_NCE7	ANI6_NCE7	AD26	X NC	
NC X	AH13	ANI4_NRE_N	ANI6_NRE_N	AF27	ANI6_NRE_N	58 70
NC X	AJ13	ANI4_NRE_P	ANI6_NRE_P	AG27	ANI6_NRE_P	58 70
NC X	AF16	ANI4_NWE	ANI6_NWE	W25	ANI6_NWE	58 70
NC X	AE11	ANI4_PPM_IN	ANI6_PPM_IN	AE26	X NC	
NC X	AD11	ANI4_PPM_OUT	ANI6_PPM_OUT	AE25	X NC	
NC X	AF5	ANI5_ALE	ANI7_ALE	AD18	ANI7_ALE	58 70
NC X	AE5	ANI5_CLE	ANI7_CLE	AF19	ANI7_CLE	58 70
NC X	AH7	ANI5_DQS_N	ANI7_DQS_N	AH21	ANI7_DQS_N	58 70
NC X	AJ7	ANI5_DQS_P	ANI7_DQS_P	AJ21	ANI7_DQS_P	58 70
NC X	AH5	ANI5_IO0	ANI7_IO0	AJ23	ANI7_IO<0>	58 70
NC X	AJ8	ANI5_IO1	ANI7_IO1	AH23	ANI7_IO<1>	58 70
NC X	AH4	ANI5_IO2	ANI7_IO2	AH22	ANI7_IO<2>	58 70
NC X	AH8	ANI5_IO3	ANI7_IO3	AJ22	ANI7_IO<3>	58 70
NC X	AJ9	ANI5_IO4	ANI7_IO4	AJ19	ANI7_IO<4>	58 70
NC X	AH9	ANI5_IO5	ANI7_IO5	AH19	ANI7_IO<5>	58 70
NC X	AJ4	ANI5_IO6	ANI7_IO6	AJ18	ANI7_IO<6>	58 70
NC X	AJ5	ANI5_IO7	ANI7_IO7	AH18	ANI7_IO<7>	58 70
NC X	AF9	ANI5_NCE0	ANI7_NCE0	AE23	ANI7_NCE<0>	58 70
NC X	AE9	ANI5_NCE1	ANI7_NCE1	AF22	ANI7_NCE<1>	58 70
NC X	AF8	ANI5_NCE2	ANI7_NCE2	AE22	ANI7_NCE<2>	58 70
NC X	AE8	ANI5_NCE3	ANI7_NCE3	AF21	ANI7_NCE<3>	58 70
NC X	AF7	ANI5_NCE4	ANI7_NCE4	AE21	X NC	
NC X	AE7	ANI5_NCE5	ANI7_NCE5	AF20	X NC	
NC X	AF6	ANI5_NCE6	ANI7_NCE6	AE20	X NC	
NC X	AE6	ANI5_NCE7	ANI7_NCE7	AE19	X NC	
NC X	AH6	ANI5_NRE_N	ANI7_NRE_N	AH20	ANI7_NRE_N	58 70
NC X	AJ6	ANI5_NRE_P	ANI7_NRE_P	AJ20	ANI7_NRE_P	58 70
NC X	AD9	ANI5_NWE	ANI7_NWE	AF23	ANI7_NWE	58 70
NC X	AF4	ANI5_PPM_IN	ANI7_PPM_IN	AF18	X NC	
NC X	AE4	ANI5_PPM_OUT	ANI7_PPM_OUT	AE18	X NC	


SYNC MASTER=J92 DEVMLB SYNC DATE=10/10/2013

SSD Controller (2 of 4)


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


DRAWING NUMBER <SCH NUM> D
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 85 OF 130
 SHEET 55 OF 75




SYNC MASTER=J92 SSD		SYNC DATE=02/11/2014	
SSD Controller (3 of 4)			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	86 OF 130
		SHEET	56 OF 75



SYNC MASTER=J92 DEVMLB		SYNC DATE=10/10/2013	
SSD Controller (4 of 4)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	87 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	57 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J92 SSD		SYNC DATE=10/07/2013	
PAGE TITLE			
SSD NAND Flash & ROM		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	88 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PART	SLG5AP1531V
R (ON)	17 MOHM TYP 20 MOHM MAX
CURRENT	2.5A MAX
DISCHARGE	650HM TYP 850HM MAX

SILEGO GREEN PAK3 FOR POWER SEQUENCING, SR




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S00030	1	IC, SLG46A4547V, PWR. RAIL SEQUENCER, STQFN-20	U8990	CRITICAL	


SSD 1.1V Discharge FET




SSD 3.3V Discharge FET




SSD 1.2V/1.8V HOT protection diode




S1X 3.3V Load Switch



BTB DEBUG CONNECTOR



SYNC MASTER=J92 DEVMLB		SYNC DATE=02/12/2014	
SSD SR, Power, & Debug			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	89 OF 130
		SHEET	59 OF 75



Digital Ground
GND
VOLTAGE=0V
MIN_NECK_WIDTH=0.075MM
MIN_LINE_WIDTH=0.6MM

SYNC MASTER=J43 MLB SYNC DATE=10/24/2012

Power Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 100 OF 130
SHEET: 60 OF 75

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

Command/Address	Swizzle
MEM A A<5>	MEM B DO<0>
MEM A A<9>	MEM B DO<1>
MEM A A<6>	MEM B DO<2>
MEM A A<8>	MEM B DO<3>
MEM A A<7>	MEM B DO<4>
MEM A BA<2>	MEM B DO<5>
MEM A CAA<6>	MEM B DO<6>
MEM A A<11>	MEM B DO<7>
MEM A A<15>	MEM B DO<8>
MEM A A<14>	MEM B DO<9>
MEM A A<13>	MEM B DO<10>
MEM A CAS L	MEM B DO<11>
MEM A WE L	MEM B DO<12>
MEM A RAS L	MEM B DO<13>
MEM A BA<0>	MEM B DO<14>
MEM A A<2>	MEM B DO<15>
MEM A CAB<6>	MEM B DO<16>
MEM A A<10>	MEM B DO<17>
MEM A A<11>	MEM B DO<18>
MEM A A<0>	MEM B DO<19>
MEM A ODT<0>	MEM B DO<20>
TP LPDDR3_RSVD1	MEM B DO<21>
TP LPDDR3_RSVD2	MEM B DO<22>
MEM B A<5>	MEM B DO<23>
MEM B A<9>	MEM B DO<24>
MEM B A<6>	MEM B DO<25>
MEM B A<8>	MEM B DO<26>
MEM B A<7>	MEM B DO<27>
MEM B BA<2>	MEM B DO<28>
MEM B CAA<6>	MEM B DO<29>
MEM B A<11>	MEM B DO<30>
MEM B A<15>	MEM B DO<31>
MEM B A<14>	MEM B DO<32>
MEM B A<13>	MEM B DO<33>
MEM B CAS L	MEM B DO<34>
MEM B WE L	MEM B DO<35>
MEM B RAS L	MEM B DO<36>
MEM B BA<0>	MEM B DO<37>
MEM B A<2>	MEM B DO<38>
MEM B CAB<6>	MEM B DO<39>
MEM B A<10>	MEM B DO<40>
MEM B A<11>	MEM B DO<41>
MEM B A<0>	MEM B DO<42>
MEM B ODT<0>	MEM B DO<43>
TP LPDDR3_RSVD3	MEM B DO<44>
TP LPDDR3_RSVD4	MEM B DO<45>
MEM A DO<0>	MEM B DO<46>
MEM A DO<1>	MEM B DO<47>
MEM A DO<3>	MEM B DO<48>
MEM A DO<3>	MEM B DO<49>
MEM A DO<3>	MEM B DO<50>
MEM A DO<3>	MEM B DO<51>
MEM A DO<3>	MEM B DO<52>
MEM A DO<3>	MEM B DO<53>
MEM A DO<3>	MEM B DO<54>
MEM A DO<3>	MEM B DO<55>
MEM A DO<3>	MEM B DO<56>
MEM A DO<3>	MEM B DO<57>
MEM A DO<3>	MEM B DO<58>
MEM A DO<3>	MEM B DO<59>
MEM A DO<3>	MEM B DO<60>
MEM A DO<3>	MEM B DO<61>
MEM A DO<3>	MEM B DO<62>
MEM A DO<3>	MEM B DO<63>
MEM A DOS P<0>	MEM B DOS P<4>
MEM A DOS N<0>	MEM B DOS N<4>
MEM A DOS P<1>	MEM B DOS P<5>
MEM A DOS N<1>	MEM B DOS N<5>
MEM A DOS P<6>	MEM B DOS P<6>
MEM A DOS N<6>	MEM B DOS N<6>
MEM A DOS P<3>	MEM B DOS P<7>
MEM A DOS N<3>	MEM B DOS N<7>
MEM A DOS P<4>	MEM B DOS P<0>
MEM A DOS N<4>	MEM B DOS N<0>
MEM A DOS P<5>	MEM B DOS P<1>
MEM A DOS N<5>	MEM B DOS N<1>
MEM A DOS P<6>	MEM B DOS P<2>
MEM A DOS N<6>	MEM B DOS N<2>
MEM A DOS P<7>	MEM B DOS P<3>
MEM A DOS N<7>	MEM B DOS N<3>

TP CPU MEMVTT_PWR_EN_LSVDDQ TP CPU MEMVTT_PWR_EN_LSVDDQ MAKE_BASE=TRUE

D C B A

D C B A

SYNC MASTER=(MASTER) SYNC DATE=(MASTER)

Apple Inc.

Memory Signal Swaps

<SCH NUM> D

<E4LABEL>


<BRANCH>

102 OF 130

61 OF 75

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED

8	7	6	5	4	3	2	1
<pre> 64 62 28 15 OR_SWITCH_EN == MAKE_BASE TRUE OR_SWITCH_EN 15 28 62 64 62 44 8 CPU_VR_READY == TRUE CPU_VR_READY 8 44 62 62 31 13 SMC_PCH_SUSWARN_L == TRUE SMC_PCH_SUSWARN_L 13 31 62 62 31 13 SMC_PCH_SUSACK_L == TRUE SMC_PCH_SUSACK_L 13 31 62 62 43 35 32 31 SMC_BC_ACOK == TRUE SMC_BC_ACOK 31 32 35 43 62 62 5 TP_ULX_SPARE1 == TRUE TP_ULX_SPARE1 5 62 62 5 TP_ULX_SSP_SPARE == TRUE TP_ULX_SSP_SPARE 5 62 68 62 12 TP_LPC_CLK24M_LPCPLUS_R == TRUE TP_LPC_CLK24M_LPCPLUS_R 12 62 68 64 62 28 13 HPM_I2C_INT_L == TRUE HPM_I2C_INT_L 13 28 62 64 64 62 28 13 HPM_I2C_INT_L == TRUE HPM_I2C_INT_L 13 28 62 64 63 62 28 16 XDP_USB_EXTN_OC_L == TRUE XDP_USB_EXTN_OC_L 14 16 28 62 63 64 62 37 32 31 26 SMC_TCK == TRUE SMC_TCK 26 31 32 37 62 62 37 32 31 26 SMC_TMS == TRUE SMC_TMS 26 31 32 37 62 62 28 TP_HPM_XTALOUT == TRUE TP_HPM_XTALOUT 28 62 62 28 GND == TRUE GND 28 62 68 64 62 29 12 PCIE_CLK100M_TBT_P == TRUE PCIE_CLK100M_TBT_P 12 29 62 64 68 68 64 62 29 12 PCIE_CLK100M_TBT_N == TRUE PCIE_CLK100M_TBT_N 12 29 62 64 68 29 =PCIE_E85_D2R_P == TRUE PCIE_TBT_D2R_P<0> 14 68 29 =PCIE_E85_D2R_N == TRUE PCIE_TBT_D2R_N<0> 14 68 29 =PCIE_E85_R2D_P == TRUE PCIE_TBT_R2D_C_P<0> 14 68 29 =PCIE_E85_R2D_N == TRUE PCIE_TBT_R2D_C_N<0> 14 68 62 29 12 TBT_CLKREQ_L == TRUE TBT_CLKREQ_L 12 29 62 62 29 15 PCH_TBT_PCIE_RESET_L == TRUE PCH_TBT_PCIE_RESET_L 15 29 62 64 62 29 28 E85_TEST_MODE_L == TRUE E85_TEST_MODE_L 28 29 62 64 64 62 50 29 28 E85HSMUX_USB_EN == E85HSMUX_USB_EN 27 28 29 50 62 64 MAKE_BASE=TRUE </pre>							
8	7	6	5	4	3	2	1

SYNC MASTER=J92 DEVMLB		SYNC DATE=07/08/2014	
PAGE TITLE J92 Signal Aliases			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	
		103 OF 130	
		SHEET	
		62 OF 75	

NO_TEST Nets

NO_TEST		WAKE_BASE	
63 12	NC_PCIE_CLK100M_SDP	== TRUE TRUE	NC_PCIE_CLK100M_SDP
63 12	NC_PCIE_CLK100M_SDN	== TRUE TRUE	NC_PCIE_CLK100M_SDN
63	NC_PCIE_TBT_D2RP<1>	== TRUE TRUE	NC_PCIE_TBT_D2RP<1>
63	NC_PCIE_TBT_D2RN<1>	== TRUE TRUE	NC_PCIE_TBT_D2RN<1>
63	NC_PCIE_TBT_R2D_CP<1>	== TRUE TRUE	NC_PCIE_TBT_R2D_CP<1>
63	NC_PCIE_TBT_R2D_CN<1>	== TRUE TRUE	NC_PCIE_TBT_R2D_CN<1>
63 14	NC_USB_CAMERAP	== TRUE TRUE	NC_USB_CAMERAP
63 14	NC_USB_CAMERAN	== TRUE TRUE	NC_USB_CAMERAN
63 14	NC_USB_SDP	== TRUE TRUE	NC_USB_SDP
63 14	NC_USB_SDN	== TRUE TRUE	NC_USB_SDN
63 12	NC_HDA_SDIN1	== TRUE TRUE	NC_HDA_SDIN1
63 13	NC_PCI_PME_L	== TRUE TRUE	NC_PCI_PME_L
63 14	NC_CLINK_CLK	== TRUE TRUE	NC_CLINK_CLK
63 14	NC_CLINK_DATA	== TRUE TRUE	NC_CLINK_DATA
63 14	NC_CLINK_RESET_L	== TRUE TRUE	NC_CLINK_RESET_L
	=DP_TBTSNK1_ML_C_P<3..0>	== TRUE TRUE	NC_DP_TBTSNK1_ML_CP<3..0>
	=DP_TBTSNK1_ML_C_N<3..0>	== TRUE TRUE	NC_DP_TBTSNK1_ML_CN<3..0>
63 13	NC_DP_TBTSNK1_DDC_CLK	== TRUE TRUE	NC_DP_TBTSNK1_DDC_CLK
63 13	NC_DP_TBTSNK1_DDC_DATA	== TRUE TRUE	NC_DP_TBTSNK1_DDC_DATA
63 13	NC_DP_TBTSNK1_AUXCH_CP	== TRUE TRUE	NC_DP_TBTSNK1_AUXCH_CP
63 13	NC_DP_TBTSNK1_AUXCH_CN	== TRUE TRUE	NC_DP_TBTSNK1_AUXCH_CN
63 13	NC_DP_TBTSNK1_HPD	== TRUE TRUE	NC_DP_TBTSNK1_HPD
63 31	NC_SMC_SYS_LED	== TRUE TRUE	NC_SMC_SYS_LED
63	NC_SMC_DEBUGPRT_EN_L	== TRUE TRUE	NC_SMC_DEBUGPRT_EN_L
63 31	NC_SMC_SYS_KBDLED	== TRUE TRUE	NC_SMC_SYS_KBDLED
63	NC_SMC_T25_EN_L	== TRUE TRUE	NC_SMC_T25_EN_L
63 31	NC_SMC_GFX_THROTTLE_L	== TRUE TRUE	NC_SMC_GFX_THROTTLE_L
63 31	NC_SMC_FAN_0_TACH	== TRUE TRUE	NC_SMC_FAN_0_TACH
63 31	NC_SMC_FAN_1_CTL	== TRUE TRUE	NC_SMC_FAN_1_CTL
63 31	NC_SMC_FAN_1_TACH	== TRUE TRUE	NC_SMC_FAN_1_TACH
63 31	NC_SMBUS_SMC_4_ASF_SCL	== TRUE TRUE	NC_SMBUS_SMC_4_ASF_SCL
63 31	NC_SMBUS_SMC_4_ASF_SDA	== TRUE TRUE	NC_SMBUS_SMC_4_ASF_SDA
64 63 31	NC_SYS_ONEWIRE	== TRUE TRUE	NC_SYS_ONEWIRE

CPU/PCH

SMC

Unused nets with offpage

(Nets with offpages not used on this project)

<input type="checkbox"/>	SD_RESET_L	15
<input type="checkbox"/>	SD_PWR_EN	15
<input type="checkbox"/>	ENET_MEDIA_SENSE	15
<input type="checkbox"/>	BT_PWRRST_L	15
<input type="checkbox"/>	TPAD_USB_IF_EN	15
<input type="checkbox"/>	PCH_GPIO12	15
<input type="checkbox"/>	TBT_PWR_EN	15
<input type="checkbox"/>	TBT_CIO_PLUG_EVENT_L	15
<input type="checkbox"/>	JTAG_TBT_TMS_PCH	15
<input type="checkbox"/>	ODD_PWR_EN_L	13
<input type="checkbox"/>	HDMITBTMUX_FLAG	13
<input type="checkbox"/>	HDMITBTMUX_LATCH	13
<input type="checkbox"/>	CAM_SENSOR_WAKE_L	24
<input type="checkbox"/>	LCD_PSR_EN	15
<input type="checkbox"/>	XDP_USB_EXTN_OC_L	14 16 28 62 64
<input type="checkbox"/>	AUD_WAKE_L	15
<input type="checkbox"/>	MIKEY_SPI_CS_L	15
<input type="checkbox"/>	MIKEY_SPI_CLK	15
<input type="checkbox"/>	MIKEY_SPI_MISO	15
<input type="checkbox"/>	MIKEY_SPI_MOSI	15

SYNC MASTER=J92 DEVMLB		SYNC DATE=07/08/2014	
Func Test / No Test			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	104 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	63 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

EE Chaz Probe Points

Table of probe points for column 8, including items like PPA501 P3V3S3_EN, PPA502 PMIC2_READY, PPA503 P1V05SUS_DRVH, etc.

Table of probe points for column 6, including items like PPA525 E85_RFU<1>, PPA526 E85_RFU<2>, PPA527 E85_CC1, etc.

Table of probe points for column 4, including items like PPA577 USB3_EXT_A_D2R_N, PPA578 USB3_EXT_A_D2R_P, PPA579 CPU_CATERR_L, etc.

Table of probe points for column 1, including items like TP_ULX_DDR_VCCDDOG, SMC_DEBUGPRT_TX_L, SMC_DEBUGPRT_RX_L, etc.

NO_TEST Nets

Table listing NO_TEST nets such as NC_USB3_EXTB_D2RP, NC_USB3_EXTB_D2RN, NC_USB3_EXTB_R2D_CP, etc.

Unused nets with offpage

(Nets with offpages not used on this project)

XDP_USB_EXTB_OC_L

Project metadata box containing drawing title 'Project FCT/NC/Aliases', Apple Inc. logo, revision information, and a notice of proprietary property.

J92 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, MEM_TERM			MM	16.5

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL6, ISL8, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL4	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	Y	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.260 MM			
27P4_OHM_SE	ISL6, ISL8, ISL10	Y	0.134 MM	0.134 MM			
27P4_OHM_SE	ISL3, ISL4	Y	0.190 MM	0.190 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.144 MM	0.144 MM			
40_OHM_SE	ISL6	Y	0.070 MM	0.070 MM			
40_OHM_SE	ISL8	Y	0.073 MM	0.073 MM			
40_OHM_SE	ISL10	Y	0.071 MM	0.071 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.120 MM	0.095 MM			
45_OHM_SE	ISL6	Y	0.057 MM	0.057 MM			
45_OHM_SE	ISL8	Y	0.058 MM	0.058 MM			
45_OHM_SE	ISL10	Y	0.057 MM	0.057 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE_RF	TOP,BOTTOM	Y	0.225 MM	0.225 MM			
50_OHM_SE_RF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP,BOTTOM	Y	0.147 MM	0.060 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL6	Y	0.082 MM	0.082 MM	=STANDARD	0.080 MM	0.080 MM
70_OHM_DIFF	ISL8	Y	0.085 MM	0.085 MM	=STANDARD	0.080 MM	0.080 MM
70_OHM_DIFF	ISL10	Y	0.081 MM	0.081 MM	=STANDARD	0.080 MM	0.080 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP,BOTTOM	Y	0.099 MM	0.060 MM		0.100 MM	0.100 MM
85_OHM_DIFF	ISL6, ISL9, ISL11	Y	0.058 MM	0.058 MM	=STANDARD	0.100 MM	0.100 MM
85_OHM_DIFF	ISL8	Y	0.060 MM	0.060 MM	=STANDARD	0.100 MM	0.100 MM
85_OHM_DIFF	ISL10	Y	0.057 MM	0.057 MM	=STANDARD	0.100 MM	0.100 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Note: 80ohm copied from 85ohm (pending stack-up calcs)

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP,BOTTOM	Y	0.099 MM	0.060 MM		0.100 MM	0.100 MM
80_OHM_DIFF	ISL6, ISL9, ISL11	Y	0.058 MM	0.058 MM	=STANDARD	0.100 MM	0.100 MM
80_OHM_DIFF	ISL8	Y	0.060 MM	0.060 MM	=STANDARD	0.100 MM	0.100 MM
80_OHM_DIFF	ISL10	Y	0.056 MM	0.056 MM	=STANDARD	0.101 MM	0.101 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.057 MM	?
1x_DIELECTRIC	ISL2, ISL11	0.057 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.057 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.054 MM	?
1x_DIELECTRIC	ISL5, ISL8	0.058 MM	?
1x_DIELECTRIC	ISL6, ISL7	0.051 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

www.qdzbwx.com

SYNC MASTER=J43 MLB		SYNC DATE=10/24/2012	
PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	110 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_45S and CPU_27P4S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_AGTL.

Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_8MIL.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_8MIL_2ANY.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_ITP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_ITP_2ANY.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_COMP_2SELF and CPU_COMP_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_COMP_2SELF and CPU_COMP_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_VCCSENSE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_VCCSENSE_2SELF and CPU_VCCSENSE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_VCCSENSE_2SELF and CPU_VCCSENSE_2OTHER.

PCI-Express Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCIE_80D and CLK_PCIE_80D.

PCIe Clock Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CLK_PCIE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_PCIE_2SELF and CLK_PCIE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_PCIE_2SELF and CLK_PCIE_2OTHER.

CPU PCIe Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include PCIE_CPU_TX, PCIE_CPU_RX, PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_TX2RX, PCIE_RX2TX, PCIE_2OTHERHS, PCIE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_TX2RX, PCIE_RX2TX, PCIE_2OTHERHS, PCIE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_2OTHERHS, PCIE_2OTHER.

PCH PCIe Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include PCIE_PCH_TX, PCIE_PCH_RX, PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_TX2RX, PCIE_RX2TX, PCIE_2OTHERHS, PCIE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_2OTHERHS, PCIE_2OTHER.

Note: DisplayPort tables are on Page 113

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various electrical constraints like CPU_PECT, PM_SYNC, CPU_CFG, etc.

Note: 80ohm constraints are actually 85ohm

PCIe SSD

DP

Metadata box containing Apple logo, Apple Inc., CPU Constraints title, drawing number, revision, and page information (111 OF 130 SHEETS, 66 OF 75).

8

7

6

5

4

3

2

1

SATA Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: SATA_80D, *, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: SATA_ICOMP, *, =4x_DIELECTRIC, ?.

E85 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: E85_HS_85D, *, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: E85_HS, *, =6x_DIELECTRIC, ?. Row 2: E85_LS, *, =4x_DIELECTRIC, ?. Row 3: E85_CC, *, =4x_DIELECTRIC, ?.

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: UART_45S, *, =45_OHM_SE, =45_OHM_SE, =45_OHM_SE, =45_OHM_SE, =45_OHM_SE, =45_OHM_SE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: UART, *, =2x_DIELECTRIC, ?.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: PCH_USB_RBIA, *, =STANDARD, 8 MIL, 8 MIL, =STANDARD, =STANDARD, =STANDARD.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: USB, *, =2x_DIELECTRIC, ?. Row 2: USB, TOP,BOTTOM, =4x_DIELECTRIC, ?.

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include USB3_PCH_TX, USB3_PCH_RX, USB3_TX2TX, USB3_RX2RX, USB3_TX2OTHERTX, USB3_RX2OTHERRX, USB3_TX2RX, USB3_RX2TX, USB3_2OTHERHS, USB3_2OTHERHS, USB3_2OTHERHS, USB3_2OTHERHS, USB3_2OTHERHS, USB3_2OTHERHS, USB3_2OTHERHS, USB3_2OTHERHS.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB3_TX2TX, USB3_RX2RX, USB3_TX2OTHERTX, USB3_RX2OTHERRX, USB3_TX2RX, USB3_RX2TX, USB3_2OTHERHS, USB3_2OTHERHS, USB3_2OTHERHS, USB3_2OTHERHS, USB3_2OTHERHS, USB3_2OTHERHS.

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Lists various nets like TPAD_SPI_MOSI, TPAD_SPI_MISO, TPAD_SPI_CLK, USB_BT_P, USB_BT_N, USB_BT_R_P, USB_BT_R_N, USB_BT_CONN_P, USB_BT_CONN_N, NC_USB_TPADP, NC_USB_TPADN, USB_HPM_P, USB_HPM_N, USB_HPM_R_P, USB_HPM_R_N, USB_EXT_A_P, USB_EXT_A_N, USB_EXT_A_F_P, USB_EXT_A_F_N, USB3_EXT_A_D2R_P, USB3_EXT_A_D2R_N, USB3_EXT_A_D2R_C_P, USB3_EXT_A_D2R_C_N, USB3_EXT_A_R2D_P, USB3_EXT_A_R2D_N, USB3_EXT_A_R2D_C_P, USB3_EXT_A_R2D_C_N, USB3_EXTD_D2R_P, USB3_EXTD_D2R_N, USB3_EXTD_R2D_P, USB3_EXTD_R2D_N, USB3_EXTD_R2D_C_P, USB3_EXTD_R2D_C_N, SMC_DEBUGPRT_TX_L, SMC_DEBUGPRT_RX_L, NC_USB_EXTBP, NC_USB_EXTBN, USB2_EXTB_F_P, USB2_EXTB_F_N, NC_USB3_EXTB_D2RP, NC_USB3_EXTB_D2RN, USB3_EXTB_R2D_P, USB3_EXTB_R2D_N, NC_USB3_EXTB_R2D_CP, NC_USB3_EXTB_R2D_CN, USB2_EXTC_P, USB2_EXTC_N, USB2_EXTC_F_P, USB2_EXTC_F_N, USB3_EXTC_D2R_P, USB3_EXTC_D2R_N, USB3_EXTC_R2D_P, USB3_EXTC_R2D_N, USB3_EXTC_R2D_C_P, USB3_EXTC_R2D_C_N, USB3_RPCIE_SD_D2R_P, USB3_RPCIE_SD_D2R_N, USB3_RPCIE_SD_R2D_C_P, USB3_RPCIE_SD_R2D_C_N, USB3_SD_D2R_C_P, USB3_SD_D2R_C_N, USB3_SD_R2D_P, USB3_SD_R2D_N, PCH_USB_RBIA, PCH_USB_RBIA, PCIE_CLK100M_PCH_P, PCIE_CLK100M_PCH_N, PCH_CLK96M_DOT_P, PCH_CLK96M_DOT_N, PCH_CLK100M_SATA_P, PCH_CLK100M_SATA_N, PCH_CLK14P3M_REFCLK.

Note: 80ohm constraints are actually 85ohm

TP SPI

Internal USB

I/O Port Device USB

I/O Port Host USB

I/O Port DCI

USB EXTB nets (Left USB port)

USB EXTC nets (Left USB port)

SYNC MASTER=DEV MLB SYNC DATE=04/17/2014

PCH Constraints 1



Apple Inc.

DRAWING NUMBER <SCH NUM> D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 112 OF 130

SHEET 67 OF 75

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

8

7

6

5

4

3

2

1

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC_45S and CLK_LPC_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes LPC.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SMB_45S_R_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_SLOW_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

XDP Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes PCH_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes PCH_ITP.

DisplayPort

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_80D and DP_85D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DP_2DP, DP_2OTHERHS, DP_2OTHER, DP_AUX.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DP_TX.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK_SLOW_45S and CLK_25M_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_SLOW and CLK_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various electrical constraints for PCH nets like LPC_AD, SMBUS_PCH_CLK, HDA_BIT_CLK, etc.

Clock Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists clock net properties like SYSCLK_CLK32K_RTC, SYSCLK_CLK25M_CAMERA, etc.

E85 Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists E85 net properties like E85_HS_XBAR_D2R, E85_LS, etc.

Note: 80ohm constraints are actually 85ohm

System Clock Signal Constraints

Apple Inc. PCH Constraints 2. Includes drawing number, revision, and page information. Apple logo and 'Apple Inc.' text are present.

NAND BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
NAND_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
NAND_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NAND_DQS	*	0.100 MM	?
NAND_IO	*	0.100 MM	?
NAND_CMD	*	0.100 MM	?

NAND NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
1220 ANI0_IO	NAND_45S	NAND_IO	ANI0_IO<7..0>	55 58
1220 DP_ANI0_DQS	NAND_85D	NAND_DQS	ANI0_DQS_P	55 58
1220 DP_ANI0_DQS	NAND_85D	NAND_DQS	ANI0_DQS_N	55 58
1220 DP_ANI0_NRE	NAND_85D	NAND_DQS	ANI0_NRE_P	55 58
1220 DP_ANI0_NRE	NAND_85D	NAND_DQS	ANI0_NRE_N	55 58
1220 ANI0_NWE	NAND_45S	NAND_CMD	ANI0_NWE	55 58
1220 ANI0_NCE	NAND_45S	NAND_CMD	ANI0_NCE<3..0>	55 58
1220 ANI0_ALE	NAND_45S	NAND_CMD	ANI0_ALE	55 58
1220 ANI0_CLE	NAND_45S	NAND_CMD	ANI0_CLE	55 58
1220 ANI1_IO	NAND_45S	NAND_IO	ANI1_IO<7..0>	55 58
1220 DP_ANI1_DQS	NAND_85D	NAND_DQS	ANI1_DQS_P	55 58
1220 DP_ANI1_DQS	NAND_85D	NAND_DQS	ANI1_DQS_N	55 58
1220 DP_ANI1_NRE	NAND_85D	NAND_DQS	ANI1_NRE_P	55 58
1220 DP_ANI1_NRE	NAND_85D	NAND_DQS	ANI1_NRE_N	55 58
1220 ANI1_NWE	NAND_45S	NAND_CMD	ANI1_NWE	55 58
1220 ANI1_NCE	NAND_45S	NAND_CMD	ANI1_NCE<3..0>	55 58
1220 ANI1_ALE	NAND_45S	NAND_CMD	ANI1_ALE	55 58
1220 ANI1_CLE	NAND_45S	NAND_CMD	ANI1_CLE	55 58
1220 ANI2_IO	NAND_45S	NAND_IO	ANI2_IO<7..0>	55 58
1220 DP_ANI2_DQS	NAND_85D	NAND_DQS	ANI2_DQS_P	55 58
1220 DP_ANI2_DQS	NAND_85D	NAND_DQS	ANI2_DQS_N	55 58
1220 DP_ANI2_NRE	NAND_85D	NAND_DQS	ANI2_NRE_P	55 58
1220 DP_ANI2_NRE	NAND_85D	NAND_DQS	ANI2_NRE_N	55 58
1220 ANI2_NWE	NAND_45S	NAND_CMD	ANI2_NWE	55 58
1220 ANI2_NCE	NAND_45S	NAND_CMD	ANI2_NCE<3..0>	55 58
1220 ANI2_ALE	NAND_45S	NAND_CMD	ANI2_ALE	55 58
1220 ANI2_CLE	NAND_45S	NAND_CMD	ANI2_CLE	55 58
1220 ANI3_IO	NAND_45S	NAND_IO	ANI3_IO<7..0>	55 58
1220 DP_ANI3_DQS	NAND_85D	NAND_DQS	ANI3_DQS_P	55 58
1220 DP_ANI3_DQS	NAND_85D	NAND_DQS	ANI3_DQS_N	55 58
1220 DP_ANI3_NRE	NAND_85D	NAND_DQS	ANI3_NRE_P	55 58
1220 DP_ANI3_NRE	NAND_85D	NAND_DQS	ANI3_NRE_N	55 58
1220 ANI3_NWE	NAND_45S	NAND_CMD	ANI3_NWE	55 58
1220 ANI3_NCE	NAND_45S	NAND_CMD	ANI3_NCE<3..0>	55 58
1220 ANI3_ALE	NAND_45S	NAND_CMD	ANI3_ALE	55 58
1220 ANI3_CLE	NAND_45S	NAND_CMD	ANI3_CLE	55 58

NAND NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
1220 ANI4_IO	NAND_45S	NAND_IO	ANI4_IO<7..0>	55 58
1220 DP_ANI4_DQS	NAND_85D	NAND_DQS	ANI4_DQS_P	55 58
1220 DP_ANI4_DQS	NAND_85D	NAND_DQS	ANI4_DQS_N	55 58
1220 DP_ANI4_NRE	NAND_85D	NAND_DQS	ANI4_NRE_P	55 58
1220 DP_ANI4_NRE	NAND_85D	NAND_DQS	ANI4_NRE_N	55 58
1220 ANI4_NWE	NAND_45S	NAND_CMD	ANI4_NWE	55 58
1220 ANI4_NCE	NAND_45S	NAND_CMD	ANI4_NCE<3..0>	55 58
1220 ANI4_ALE	NAND_45S	NAND_CMD	ANI4_ALE	55 58
1220 ANI4_CLE	NAND_45S	NAND_CMD	ANI4_CLE	55 58
1220 ANI5_IO	NAND_45S	NAND_IO	ANI5_IO<7..0>	55 58
1220 DP_ANI5_DQS	NAND_85D	NAND_DQS	ANI5_DQS_P	55 58
1220 DP_ANI5_DQS	NAND_85D	NAND_DQS	ANI5_DQS_N	55 58
1220 DP_ANI5_NRE	NAND_85D	NAND_DQS	ANI5_NRE_P	55 58
1220 DP_ANI5_NRE	NAND_85D	NAND_DQS	ANI5_NRE_N	55 58
1220 ANI5_NWE	NAND_45S	NAND_CMD	ANI5_NWE	55 58
1220 ANI5_NCE	NAND_45S	NAND_CMD	ANI5_NCE<3..0>	55 58
1220 ANI5_ALE	NAND_45S	NAND_CMD	ANI5_ALE	55 58
1220 ANI5_CLE	NAND_45S	NAND_CMD	ANI5_CLE	55 58
1220 ANI6_IO	NAND_45S	NAND_IO	ANI6_IO<7..0>	55 58
1220 DP_ANI6_DQS	NAND_85D	NAND_DQS	ANI6_DQS_P	55 58
1220 DP_ANI6_DQS	NAND_85D	NAND_DQS	ANI6_DQS_N	55 58
1220 DP_ANI6_NRE	NAND_85D	NAND_DQS	ANI6_NRE_P	55 58
1220 DP_ANI6_NRE	NAND_85D	NAND_DQS	ANI6_NRE_N	55 58
1220 ANI6_NWE	NAND_45S	NAND_CMD	ANI6_NWE	55 58
1220 ANI6_NCE	NAND_45S	NAND_CMD	ANI6_NCE<3..0>	55 58
1220 ANI6_ALE	NAND_45S	NAND_CMD	ANI6_ALE	55 58
1220 ANI6_CLE	NAND_45S	NAND_CMD	ANI6_CLE	55 58
1220 ANI7_IO	NAND_45S	NAND_IO	ANI7_IO<7..0>	55 58
1220 DP_ANI7_DQS	NAND_85D	NAND_DQS	ANI7_DQS_P	55 58
1220 DP_ANI7_DQS	NAND_85D	NAND_DQS	ANI7_DQS_N	55 58
1220 DP_ANI7_NRE	NAND_85D	NAND_DQS	ANI7_NRE_P	55 58
1220 DP_ANI7_NRE	NAND_85D	NAND_DQS	ANI7_NRE_N	55 58
1220 ANI7_NWE	NAND_45S	NAND_CMD	ANI7_NWE	55 58
1220 ANI7_NCE	NAND_45S	NAND_CMD	ANI7_NCE<3..0>	55 58
1220 ANI7_ALE	NAND_45S	NAND_CMD	ANI7_ALE	55 58
1220 ANI7_CLE	NAND_45S	NAND_CMD	ANI7_CLE	55 58

NAND:
DQS P/N MAX LENGTH 3"
IO<7..0> SIGNALS SHOULD MATCH +/- 50MIL FROM DQS P/N
IO<7..0> AND ASSOCIATED DQS P/N ROUTE ON SAME LAYER. NO MORE THAN 2 VIA TRANSITIONS.
NCE<7..0>,ALE,CLE SHOULD MATCH +/- 250MIL FROM NWE
DQS P/N & NRE P/N SHOULD MATCH +/- 100MIL FROM NWE

SYNC MASTER=MASTER		SYNC DATE=11/16/2011	
NAND CONSTRAINTS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	115 OF 130
		SHEET	70 OF 75

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CS_L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DOS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DOS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DOS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DOS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
		S2_MEM_PWR	PP1V35_CAM
		S2_MEM_PWR	PP0V675_CAM_VREF
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA

SYNC MASTER=J92 DEVMLB SYNC DATE=08/01/2013

Camera Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 116 OF 130
 SHEET: 71 OF 75

8 7 6 5 4 3 2 1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	0.1 MM	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TO1_DIFFPAIR	*	=STANDARD	0.2 MM	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	31 34 53
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	31 34 53
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 21 24 36 53 68
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 21 24 36 53 68
SMBUS_SMC_2_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SCL	31 34 46 48
SMBUS_SMC_2_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SDA	31 34 46 48
SMBUS_SMC_2_G3_SCL_R	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SCL_R	
SMBUS_SMC_2_G3_SDA_R	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SDA_R	
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	30 31 34 40
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	30 31 34 40
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	31 34 41 43
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	31 34 41 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	1TO1_DIFFPAIR		CHGR_CSI_P	43
SENSE_DIFFPAIR	1TO1_DIFFPAIR		CHGR_CSI_N	43
	1TO1_DIFFPAIR		CHGR_CSI_R_P	43
	1TO1_DIFFPAIR		CHGR_CSI_R_N	43
SENSE_DIFFPAIR	1TO1_DIFFPAIR		CHGR_CSO_P	43
SENSE_DIFFPAIR	1TO1_DIFFPAIR		CHGR_CSO_N	43
	1TO1_DIFFPAIR		CHGR_CSO_R_P	43
	1TO1_DIFFPAIR		CHGR_CSO_R_N	43

D
C
B
A

D
C
B
A

SYNC MASTER=J92 DEVMLB		SYNC DATE=09/11/2013	
PAGE TITLE SMC Constraints			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 117 OF 130	
		SHEET 72 OF 75	

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P3MM	*	=1T01_DIFFPAIR	0.300 MM	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.400 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=1:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

RF Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
RF_50S	*	=50_OHM_SE_RF	=50_OHM_SE_RF	=50_OHM_SE_RF	=50_OHM_SE_RF	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
RF	*	0.15 MM	?

J92 MLB Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_GAIN_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_GAIN_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_N
SENSE_DIFFPAIR	SENSE_1T01_P3MM	SENSE	ISNS_1V2_S3_P
SENSE_DIFFPAIR	SENSE_1T01_P3MM	SENSE	ISNS_1V2_S3_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_N
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS_1V05_SUS_P
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS_1V05_SUS_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS1_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS1_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS2_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS2_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS_D2_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS_D2_N
	1T01_DIFFPAIR	AUDIO	MAX98300_R_P
	1T01_DIFFPAIR	AUDIO	MAX98300_R_N
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT1_P
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT1_N
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT2_P
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT2_N
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT1_P
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT1_N
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT2_P
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT2_N
		SB_POWER	PP3V3_S5
		SB_POWER	PP3V3_S0
		GND	GND
	RF_50S	RF	RF_A_0_DIPLEXER
	RF_50S	RF	RF_A_0_MATCH
	RF_50S	RF	RF_G_0_DIPLEXER
	RF_50S	RF	RF_G_0_MATCH
	RF_50S	RF	RF_0_ANT
	RF_50S	RF	RF_0_ANT_MATCH_T
	RF_50S	RF	RF_A_1_DIPLEXER
	RF_50S	RF	RF_A_1_MATCH
	RF_50S	RF	RF_G_1_DIPLEXER
	RF_50S	RF	RF_G_1_MATCH
	RF_50S	RF	RF_1_ANT
	RF_50S	RF	RF_1_ANT_MATCH_T
DP_EXT_ML	DP_80D	DP_TX	DP_EXT_ML_P<1..0>
DP_EXT_ML	DP_80D	DP_TX	DP_EXT_ML_N<1..0>
	DP_80D	DP_TX	DP_EXT_ML_C_P<1..0>
	DP_80D	DP_TX	DP_EXT_ML_C_N<1..0>
USB_EXTA	USB_80D	USB	DPRUSB_EXTA_P
USB_EXTA	USB_80D	USB	DPRUSB_EXTA_N
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	DPRUSB3_EXTA_D2R_P
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	DPRUSB3_EXTA_D2R_N
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	DPRUSB3_EXTA_R2D_P
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	DPRUSB3_EXTA_R2D_N

D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

SYNC MASTER=J92 DEVMLB		SYNC DATE=04/08/2014	
Project Specific Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	118 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	73 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Change List:

<radar://component/XXXXXX> J92 HW EE SCHEMATIC | PROTO 0

Kismet:

<afp://kismet.apple.com/Kismet-Projects/J92/>

Useful Wiki Links:

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>
Schematic Design Wiki - <https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design>

MobileMac HW Radar:

<radar://component/497591>	MobileMac HW	Task
<radar://component/497587>	MobileMac HW	Schematic
<radar://component/497585>	MobileMac HW	New Bugs
<radar://component/497588>	MobileMac HW	Layout
<radar://component/497590>	MobileMac HW	Investigation
<radar://component/497589>	MobileMac HW	Architecture

Other Info:

Page Allocations - <radar:11791318> 2012 Schematic Page Allocations

D

D

C


C

B


B

A

A

SYNC MASTER=J92 DEVMLB		SYNC DATE=07/15/2013	
PAGE TITLE			
Reference			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	120 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	74 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Power State Debug LEDs



PAGE TITLE		SYNC MASTER=MASTER		SYNC DATE=MASTER	
Debug Support					
		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
		PAGE		SHEET	
		130 OF 130		75 OF 75	