


ZC3 BLOCK DIAGRAM

AMD K8/RX485/SB460 REV:B

BOM
 VRAM@ ->(Samsung,Infineon,Hynix)
 UC@ ->(ATMEL,SST)
 MEMID@ ->(Samsung,Infineon,Hynix)
 2@ ->Add second source



SYSTEM POWER MAX1999 Page 44

CPU CORE(MAX8774) Page 41

+1.2V/+1.5V/+2.5V Page 42

+1.8V / VGA_CORE Page 43,46

DISCHARGE CIRCUIT Page 44

Clock GEN ICS951462 Page 2

HOST 133/166MHz
 PCIE 100MHz
 VGA 96MHz
 USB 48MHz
 PCI 33MHz
 REF 14MHz

R,G,B CRT port Page 26

LCD LCD CONN Page 25

TV-OUT S-VIDEO Page 25

TMD5 HDMI Page 34

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts	CLOCK
TI 7412	AD25	REQ0# / GNT0#	INTE#,F#,G#	PCICLK2
BCM5788M	AD20	REQ2# / GNT2#	INTH#	PCICLK5

USB0: M/B IO
 USB1: M/B IO
 USB2: D/B IO
 USB3: D/B IO
 USB4:
 USB5: NEW CARD
 USB6: BLUETOOTH
 USB7: CAMERA

EZ4 Docking Connector Page 32

PCI-Express X 2



TV out / CRT **Switch** Page 25,26

Audio **Switch** Page 37


DVI **Switch** Page 34

10/100/1G **Switch** Page 28

PCIE1-2 , Lan Ser & Par Port PS2 , VGA, DVI SPDIF, SM BUS



- 1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U800
- 2- PUT DECOUPLING CAPS CLOSE TO Clock Gen.POWER PIN



EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation

Check AMD clock



PROJECT : ZC3
Quanta Computer Inc.

Size	Document Number	Rev
	EXTERNAL CLOCK GENERATOR	1A
Date:	Thursday, June 08, 2006	Sheet 2 of 46



PROCESSOR HYPERTRANSPORT INTERFACE

VLDLT_Ax AND VLDLT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE




LAYOUT: Place bypass cap on topside of board
 NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
 PLACE CLOSE TO VLDLT0 POWER PINS


ATHLON Control and Debug

LAYOUT: ROUTE VDDA TRACE APPROX. 50 mils WIDE (USE 2x25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.




CPU_VDDA_RUN




A1A: Change from 3900pF to 3300pF




SB460 only




If AMD S1 is not used, the SID pin can be left unconnected and SIC should have a 300-ohm (±5%) pull-down to VSS.





place them to CPU within 1"



B2A: Add LEVEL-SHIFT circuit (R806, R807, Q47) on PS1# that between CPU and POWER.




13 CPU_TESTS_THERMDC
13 CPU_TEST4_THERMDA




Power Status Indicator for the VDD Power Supply regulator. This signal may be used by the regulator to improve efficiency when the processor is in low power states.



ROUTE AS 80 Ohm DIFFERENTIAL PAIR PLACE IT CLOSE TO CPU WITHIN 1"

B2A: AMD suggestion not stuff R577, R580, R581, R579, R292, R213, R209




IF no use which Net need pull-up or down







BOTTOMSIDE DECOUPLING




DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE




PROCESSOR POWER AND GROUND






VTT is decoupled to VDDIO, VTT is decoupled to VSS






decoupling capacitors from VTT (+0.9V_VTER) to VDDIO (+1.8V_VSUS). Which is (1) decoupling capacitor for every (4) signals terminated to VTT

A1A: Change RTT termination from 56 to 47 ohm








LOAD_ROM#: LOAD ROM STRAP ENABLE
 High, LOAD ROM STRAP DISABLE
 Low, LOAD ROM STRAP ENABLE




for RX485, all power rails should be connected, but ferrite bead and decoupling caps are not necessary




	RS485	RS690
OSCOUT(A11)	OSCOUT	PLLVDD12
DVO_D0(AD14)	DVO_D0	GPP_TX4P
DVO_D1(AD15)	DVO_D1	GPP_TX4N
DVO_D3(AD16)	DVO_D3	GPP_RX4P
DVO_D4(AE16)	DVO_D4	GPP_RX4N
DVO_D7(AE19)	DVO_D7	GPP_TX5N
DVO_D8(AD19)	DVO_D8	GPP_TX5P
DVO_D9(AE20)	DVO_D9	GPP_RX5N
DVO_D10(AD20)	DVO_D10	GPP_RX5P










A1A:Add R105 for VGA thermal sensor



CPU FAN




		PROJECT : ZC3	
		Quanta Computer Inc.	
Size	Document Number	Rev	
	Thermal Sensor,FAN	1A	
Date:	Thursday, June 08, 2006	Sheet	13 of 46



SB-1


SB-2



USB power use S3 power, But Over current signal datasheet is S5 only, But ATI FAE say use S3 is ok

- USB0: M/B IO
- USB1: M/B IO
- USB2: D/B IO
- USB3: D/B IO
- USB4: NEW CARD
- USB5: BLUETOOTH
- USB7: CAMERA












USB power



Board ID	ID1	ID0	Normal
00	0	0	Normal
01			
10			
11			



PROJECT : ZC3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SB460M ACPI/GPIO/USB/AC97	1A
Date:	Thursday, June 08, 2006	Sheet 15 of 46



SB-3

B2A: Remove R382, R691, Y8, C944, C1012, L102 for SATA clock




A1A:USB PHY POWERDOWN DISABLE

REQUIRED STRAPS

	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCLK_MINI	PCLK_591
PULL HIGH	USE DEBUG STRAPS <i>DEFAULT</i>	INTERNAL RTC <i>DEFAULT</i>	USE INT. PLL48	CPU IF=K8 <i>DEFAULT</i>	PCI_CLK0	PCI_CLK1
PULL LOW	IGNORE DEBUG STRAPS <i>DEFAULT</i>	EXTERNAL RTC	USE EXT. 48MHZ <i>DEFAULT</i>	CPU IF=P4	ROM TYPE: H, H = PCI ROM H, L = LPC TYPE I ROM L, H = LPC TYPE II ROM L, L = FWH ROM NOTE:FOR SB460,PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]	

	AUTO_ON#	SB_SPDIF_OUT	PCLK_PCM	PCLK_SIO	PCLK_LAN	LFRAME#
PULL HIGH	MANUAL PWR ON <i>DEFAULT</i>	SIO 24MHz	XTAL MODE <i>NOT SUPPORTED</i>	USB PHY POWERDOWN DISABLE <i>DEFAULT</i>	PCIE_CM_SET LOW <i>DEFAULT</i>	ENABLE THERMTRIP# <i>DEFAULT</i>
PULL LOW	AUTO PWR ON	SIO 48MHz <i>DEFAULT</i>	48MHZ OSC MODE <i>DEFAULT</i>	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HIGH	DISABLE THERMTRIP#

BIOS ENABLE AFTER STARTUP



DEBUG STRAPS

	PDAK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET <i>DEFAULT</i>	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET		USE PCI PLL <i>DEFAULT</i>	USE ACPI BCLK <i>DEFAULT</i>	USE IDE PLL <i>DEFAULT</i>	USE DEFAULT PCIE STRAPS <i>DEFAULT</i>	

SB460 only SB600 only




PROJECT : ZC3
Quanta Computer Inc.


Size	Document Number	Rev
Custom	SB460M STRAPS	1A
Date:	Thursday, June 08, 2006	Sheet 17 of 46

PCIE TEST PADS
 PCIE TEST POINTS MUST BE WITHIN 250 MILS
 OF THE ASIC BALL WITH POSITIVE AND NEGATIVE
 SIGNALS THE SAME DISTANCE

10 PEG_RXP[15:0]
 10 PEG_RXN[15:0]
 10 PEG_TXP[15:0]
 10 PEG_TXN[15:0]



A1A:PCI-E 16X LAN are Swap




11,14,29,32,33,34,38,39 ALINK_RST#

ALINK_RST# R562 0.4 PLTRST# M56 AG24

PCIE_TEST AA24

Change M56 to B26 version




A1A:PCI_E_CALRN(ball AE24) need change to +1.2V_VPCIE

FOR M52P, M54P, M56P
 PCIE_CALRN = 2K
 PCIE_CALRP = 562R
 PCIE_CALI = 1.47K

PROJECT : ZC3
Quanta Computer Inc.

Size	Document Number M56P 1 OF 7	Rev 1A
Date:	Thursday, June 08, 2006	Sheet 18 of 46



L20
EV@BLM18PG11SN10_6

CORE GND

EV@M56-P B26

PROJECT : ZC3
Quanta Computer Inc.

Size: Document Number
M56P 6 OF 7

Date: Thursday, June 08, 2006 Sheet 21 of 46

Rev 1A


512 Mbit GDDR3 Channels A and B Rank 1

ROMAN: J1 22
ROGAE: J1 22
VOCAS: R1 22
MAD: R1 22
MAD: R1 22

C3A:change footprint from c0402-c to c0402

ROMAN: J1 22
ROGAE: J1 22
VOCAS: R1 22
MAD: R1 22

C3A:change footprint from c0402-c to c0402





CHAN B DDR3 136GBA 16MX32 MEMORY (OPTIONAL MIRRORRED LAYOUT EXAMPLE)

BOB
ARD5PW-TS13 SAM8096 GDDR3 (512MB)
ARD5PW-TS13 SAM8096 GDDR3 (512MB)


OPTION STRAPS

GPIO [13:0] have internal PD
A1A:Change GPIO0 to high



Add Text "Populate to Enable Debug" Beside JU23 on Silkscreen.

BOM
MEMORY TYPE AND SIZE SELECT
DVPDATA(1:0)
00 - Samsung GDDR 3 memory(512Mb) 136 Ball BGA package
01 - Infineon GDDR 3 memory(512Mb) 136 Ball BGA package
10 - Hynix GDDR 3 memory(512Mb) 136 Ball BGA package
11 - Reserved



A1A:change video capture enable setting

M56-P Strap


STRAPS	PIN	DESCRIPTION OF RECOMMENDED SETTING	RECOMMENDED
STRAP_B_PTX_PWRS_ENB	GPIO0	TRANSMITTER POWER SAVINGS ENABLE - FULL TX OUTPUT SWING	INSTALL 10K RESISTOR
STRAP_B_PTX_DEEMPHLEN	GPIO1	TRANSMITTER DC-EMPHASIS ENABLE FOR M56, M50P: INSTALL WITH ATI R5450, R5450D, R5450E, R5410, R5452 CHIPSETS DO NOT INSTALL WITH INTEL 915PM CHIPSET FOR M5X - INSTALL	TBD
RSVD	GPIO(3:2)	NO ATI FEATURE ENABLED	DO NOT INSTALL 10K RESISTORS
REVERSE LANES DEBUG ACCESS	GPIO4	NO DEBUG ACCESS (M52P, M54P, M56P)	DO NOT INSTALL 10K RESISTOR
STRAP_FORCE_COMPLIANCE RSVD	GPIO5	sets the desired PCIe PLL bandwidth for M5x parts	DO NOT INSTALL 10K RESISTOR
COMMON MODE RANGE	GPIO6	NO ATI FEATURE ENABLED (M52P, M54P, M56P)	DO NOT INSTALL 10K RESISTOR
DEBUG ACCESS FORCE_COMPLIANCE	GPIO8	DON'T FORCE COMPLIANCE STATE (M52P, M54P, M56P)	DO NOT INSTALL 10K RESISTOR
ROMIDCFG(3:0) MEMORY APERTURE SIZE	GPIO(9,13:11)	IF NO ROM GPIO11(M26X) AND GPIO12,13(M52,M54,M56) SET MEMORY APERTURE SIZE 000x - No ROM MEM_AP_SIZE=0(128MB) 001x - No ROM MEM_AP_SIZE=0(128MB) 010x - No Rom MEM_AP_SIZE=10(64MB) 011x - No ROM MEM_AP_SIZE=1(Reserved) 1000 - Parallel ROM, chip IDs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDs from ROM 1010 - Serial AT45D5011 ROM (Atmel), chip IDs from ROM 1011 - Serial M25P10 ROM (ST), chip IDs from ROM 1100 - Serial M25P05 ROM (ST), chip IDs from ROM 1100 - Serial NX25F01B ROM (ISSI), chip IDs from ROM	A1A:change ROMIDCFG(3:0) to 0010
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this pin low during reset. 0 - Slave VIP host port device present. 1 - No slave VIP port devices reporting presence during reset	No default
NO STRAP FUNCTION	H2SYNC, V2SYNC, GENERICC	ATI FEATURE NOT ENABLED (M52P, M54P, M56P)	DO NOT INSTALL 10K RESISTOR
	VSYNC	RSVD	
	HSYNC	RSVD	
	PCIE_TEST	RSVD	



Board Straps

REV. 0.3


STRAPS	PIN	DESCRIPTION	VALUE
MEMTYP(1:0)	DVPDATA(1:0)	MEMORY TYPE AND SIZE SELECT->DVPDATA(1:0) 00 - Samsung GDDR 3 memory(512Mb) 136 Ball BGA package 01 - Infineon GDDR 3 memory(512Mb) 136 Ball BGA package 10 - Hynix GDDR 3 memory(512Mb) 136 Ball BGA package 11 - Reserved	00
DC_Strip1	GPIO(10)	Internal TMD5 Enabled 0 - Disabled 1 - Enabled	1
DC_Strip2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Enabled	1
DC_Strip3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Not detected	1
DC_Strip4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	10
PALNTSC	LCDDATA(18)	TV0 Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1

MEMORY TYPE AND SPEED SELECT








A1A:Change to SN74CBT3257PWR (Vin 5V)




A1A:Change R397 from 100K to 1K for boot white screen issue





CAMERA MODULE CONNECTOR



C3A: change EMI FILTER to CL-2M2012-900JT for EMI request









A1A: Change to SN74CBT3257PWR (Vin 5V)

SEL	FUNCTION
LOW	IN_B0
HIGH	IN_B1


System Auto Detect External CRT Device

	R7059	R7058	R27
Enable	Not stuffed	Stuffed	Stuffed
Disable (Default)	Stuffed	Not stuffed	Stuffed




PROJECT : ZC3
Quanta Computer Inc.

Size	Document Number	Rev
	CRT-PORT	1A
Date:	Thursday, June 08, 2006	Sheet 26 of 46




SEL	CONNECTION
0	Ax to xB1 ; LEDx to xLED1
1	Ax to xB2 ; LEDx to xLED2

A1A:Change RJ45 CONN to C100A2-108A4L
A1A:Change RJ45 TX,RX pin define




D3A:change transformer to meet IEEE test, update to ????????????



BOM

料號	P/N	DBKN\INLAN03
GST5009 LF		
HPL-5001-3		DB0ZB1LAN12









A1A:Add diode for 10/100M & 1000M led control



LED1	A1(+)	A2(-)	ACT (Tx/Rx)	YELLOW BLINKING
LED2	B1(+)	B2(-)	LINK 10/100/1000	GREEN

PROJECT : ZC3
Quanta Computer Inc.

Size Document Number
TRANSFORMER/RJ45 Rev 1A

Date: Thursday, June 08, 2006 Sheet 28 of 46





A1A: Reserve 100pf for KPCLK, KPDATA, MSClk, MSData

KPCLK	C731	*100P-50V_6
KPDATA	C732	*100P-50V_6
MSClk	C728	*100P-50V_6
MSData	C730	*100P-50V_6
SPDIF_OUT	C728	*100P-50V_6
SPKL_SYS	C17	220P-50V_4
SPKR_SYS	C18	220P-50V_4
LINEINL_PR	C19	220P-50V_4
LINEINR_PR	C20	220P-50V_4
PR_MIC_IN	C722	47P-50V_4
PR_MIC	C721	47P-50V_4
100MBPS#	C723	1000P-50V_4
ACT#	C11	1000P-50V_4
TV_COMP_PR	C743	10P-50V_4
TV_C/R_PR	C741	10P-50V_4
TV_Y/G_PR	C742	10P-50V_4
PR CRTHSYNC	C737	*10P_4
PR CRTVSYNC	C735	*10P_4
PR BLU	C738	*10P-50V_4
PR GRN	C739	*10P-50V_4
PR RED	C740	*10P-50V_4
HSYNC EZ4	C736	*10P_4
VSYSNc EZ4	C734	*10P_4
DDCCLK_1	C14	10P-50V_4
DDCDAT_1	C15	10P-50V_4
X-TX1P-PR	C6	*10P-50V_4
X-TX1N-PR	C5	*10P-50V_4
X-TX0P-PR	C2	*10P-50V_4
X-TX0N-PR	C3	*10P-50V_4
X-TX3P-PR	C725	*10P-50V_4
X-TX3N-PR	C724	*10P-50V_4
X-TX2P-PR	C727	*10P-50V_4
X-TX2N-PR	C726	*10P-50V_4

PROJECT : ZC3
Quanta Computer Inc.









Size	Document Number	Rev
	EZ4 CONN	1A

Date: Thursday, June 08, 2006 Sheet 32 of 46

+NEW_1.5V Max. 650mA, Average 500mA.
 +NEW_3V Max. 1300mA, Average 1000mA.

A1A:Change New card to small type(130832-1)
 Reverse



A1A:Change New card power sw to Oz27c10




PROJECT : ZC3
Quanta Computer Inc.

Size	Document Number	Rev
	NEW CARD & HOLE	1A
Date:	Thursday, June 08, 2006	Sheet 33 of 46

SATA HDD





Media Bay Connector






BAY ID STATUS

RBAYID0/ LBAYID0	RBAYID1/ LBAYID1	STATUS
0	0	FDD
0	1	HDD
1	0	CD/DVD




B2A: for audio noise
 del
 L55,C657,C661,C1063,C675,C679,C1064
 stuff U29,R414,R423,R425,C664


Option of External Volume
 Control or Standby
 Mode/De-Pop



D3A:remove R791



For MDC Module




TO Headphone AMP

55mA (AVDD=5.0V)





ALC883














A1A:Change AZ_SDIN1 series resistor from 33 to 22 ohm

Change from 1uF to 4.7uF to meet vista performance requirement C3A:change 0 to 4.7k to avoid noise




- Sense A 5.1k 1% Front out (pin35.36)
- Sense A 10k 1% Line1 (pin23.24)
- Sense A 20k 1% Mic1 (pin21.22)
- Sense A 39.2k 1% Surr out (pin39.41)
- Sense B 5.1k 1% Side out (pin45.46)
- Sense B 10k 1% Cen/Lfe out (pin43.44)
- Sense B 20k 1% Mic2 (pin16.17)
- Sense B 39.2k 1% Line2 (pin14.15)






MDTR1# (PC87383's BADDR)
 BADDR:0 ->Index-Data pair at 2Eh-2Fh(ZC3 setting)
 BADDR:1 ->Index-Data pair at 164Eh-164Fh(default)
 B2A: Stuff R27, set PC87383 I/O to 2E/2F




FIR




PROJECT : ZC3
Quanta Computer Inc.




Size	Document Number	Rev
	SIO (87383)	1A
Date:	Thursday, June 08, 2006	Sheet 38 of 46




I/O Address		
BADDR1-0	Index	Data
0	2E	2F
0	4E	4F
1	(HCFC0BAR, HCFC0BAL) (HCFC0BAR, HCFC0BAL)+1	
1		Reserved



Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.



ST Micro M29W008AB/RMD-29LV081B/SST39VFD080




B10 configuration should match flash speed used




PROJECT : ZC3
Quanta Computer Inc.

Size	Document Number	Rev
	97551 & FLASH	1A
Date:	Thursday, June 08, 2006	Sheet 39 of 46




INTERNAL PULLUP IN SB
2.32 EZ_CLKREQ#

B2A: Stuff PR40 for CPU PWRGD



C3A: change form 169K to 301K



4/21 change






12/2 MODIFY

4/21 change

PROJECT : ZC3
Quanta Computer Inc.


Size	Document Number	Rev
	CPU CORE MAX8760	1A
Date: Thursday, June 08, 2006	Sheet	41 of 46









AMD power sequence:
 VDDIO (+1.8VSUS), VTT (+0.9V_VTER), VDD
 (CPU core power), and VLDT (+1.2V)



PROJECT : ZC3
Quanta Computer Inc.


Size	Document Number	Rev
Custom	+1.2V/+1.5V/+2.5V	A1A
Date:	Thursday, June 08, 2006	Sheet 42 of 46








A1A:Change PJ1 footprint to 4 pin

D3A:change from BCPL1040218 to BCSEMI04219 (EOL issue)





A1A:Add for M56 power sequence



HI--> $V_{OUT} = (1 + R2/R3) * 0.5$
 LO--> $V_{OUT} = (1 + R2 / (R3 / R4)) * 0.5$

- M52P (G)**
- PR2 : 10K
- PR3 : 11K
- PR4 : 110K
- M54P**
- PR2 : 12K
- PR3 : 12K
- PR4 : 60.4K
- M56P**
- PR2 : 12K
- PR3 : 12K
- PR4 : 29.4K

Power Play Mode

VGA_PWR_SW	VGA_CORE
HI	0.95V--M52P (G) 1.0V --M54P 1.0V --M56P
Default LO	1.0V--M52P (G) 1.1V--M54P 1.2V--M56P

PROJECT : ZC3
Quanta Computer Inc.

Size	Document Number	Rev
Date:	Thursday, June 08, 2006	Sheet 46 of 46