


# ZR9 BLOCK DIAGRAM

<b>GPU CORE PWR</b> ISL6264 P44	<b>CHARGER</b> ISL88731 P50
<b>GPU IO PWR</b> ISL62827 P45	<b>3/5V SYS PWR</b> ISL6237 P49
<b>DISCHARGER</b> +3V,+5V,+1.5V,+1.05V,+1.1V_VTT P51	<b>CPU CORE PWR</b> ISL62882 P42
<b>+1.0V/+1.5V</b> G93334 + Linear P51	<b>CPU VTT</b> ARD: 1.05V CFD: 1.1V UP61111AQDD P46
<b>CPU VGFX_AXG</b> ISL62881 P43	<b>VTT 1.05V</b> UP61111AQDD P47
<b>THERMAL PROTECTION</b> P41	<b>DDR3 PWR</b> TPS5116 P48

SW@ -> iGPU & GPU Switch  
 IV@ -> iGPU only  
 EV@ -> GPU only  
 SNP@ -> GPU N11P only  
 SNM@ -> GPU N11M only  
 CSP@ -> Operation P/N


- Optional DOCKING
- DVI
- VGA
- RJ45
- USB4
- AC JACK
- AUDIO/SPDIF MIC / LINE-IN

Note:  
 HMS5 does not support USB 6 & 7  
 HMS5 does not support SATA 2 & 3




<http://adf.ly/49UpY>

### GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDR1)




### GPU PWR CTRL Option 2 (VDDR3 after VDDR1)



### Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER		S0-S5
+RTC_CELL	+3V~+3.3V	RTC		S0-S5
+3VPCU	+3.3V	8051 POWER	ALWON	S0-S5
+5VPCU	+5V	CHARGE POWER	ALWON	S0-S5
+15V	+15V	LARGE POWER	+15V_ALWP	S0-S5
3V_LAN_S5	+3.3V	LAN POWER	AUX_ON	
+5VSUS	+5V		SUSD	
+3VSUS	+3.3V		SUSD	
+1.5VSUS	+1.5V	SODIMM POWER	SUSON	
+0.75V_DDR_VTT	+0.9V	SODIMM POWER	MAINON	
+5V	+5V		MAIND	
+3V	+3.3V		MAIND	
+1.8V	+1.8V		MAINON	
+1.5V	+1.5V	PCH POWER	MAIND	
+1.1V_VTT	+1.05V~+1.1V	CPU POWER	MAINON	
+1.05V	+1.05V	PCH POWER	MAINON	
+VCC_CORE	0V~+1.5V	CPU CORE POWER	VRON	
LCDVCC	+3.3V	LCD Power	LVDS_VDDEN	
MBAT+	+10V~+17V	MAIN BATTERY		
+5V_S5	+5V		S5_ON	
+3V_S5	+3.3V		S5D	

### Thermal Follow Chart




<http://adf.ly/49UpY>


**Quanta Computer Inc.**  
PROJECT : ZR9

Size	Document Number	Rev
Date: Thursday, April 29, 2010	Sheet 2 of 47	1A

PWR Status & GPU PWR CRL & THRM




### CPU\_CLK select




CPU_SEL	0	1
CPU0/1=133MHz (default)		CPU0/1=100MHz

### SMBus




### CLK Enable




**Quanta Computer Inc.**  
PROJECT : ZR9


Size	Document Number	Rev
	<b>Clock Generator</b>	1A
Date:	Thursday, May 06, 2010	Sheet 3 of 47




Use reverse type (at GPU side)




Thermaltrip protect




VTT PWR\_Good



Processor pull-up



JTAG MAPPING




**Quanta Computer Inc.**  
PROJECT : ZR9


Size Document Number  
**AUBURNDA 1/4**

Date: Thursday, May 06, 2010 BSheet 4 of 47

# AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




CPU Core Power




Clarksfield/Auburndale

AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)


VTT Rail Values are  
Auburndale VTT=1.05V  
Clarksfield VTT=1.1V



POWER




AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)




GRAPHICS

SENSE LINES



POWER

DDR3 - 1.5V RAILS



Note:  
For Validating IMVP VR R6451 should be STUFF  
and R2N1 NO\_STUFF


HFM\_VID : Max 1.4V  
LFM\_VID : Min 0.65V

**Quanta Computer Inc.**  
PROJECT : ZR9  
Rev 1A  
Date: Thursday, Mar 06, 2010 Sheet 6 of 47




AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR ( RESERVED, CFG)



### Processor Strapping

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed





The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed. (ES1 only)

**Quanta Computer Inc.**  
PROJECT : ZR9


Size: Document Number: AUBURND4 4/4  
Date: Wednesday, May 05, 2010 Sheet 7 of 47 Rev 1A

# IBEX PEAK-M (DMI, FDI, GPIO)


# IBEX PEAK-M (LVDS, DDI)



## PCH Pull-high/low




## System PWR\_OK






## RTC Circuitry




**HDA\_SYNC (PCH strap pin)**  
 Internal weak pull-down  
 VCCVPM=>+1.1V (default)  
 external pull-up  
 VCCVPM=>+1.5V

## IBEX PEAK-M (HDA, JTAG, SATA)




## HDA Bus



Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.


## PCH SPI







## PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	ZY9B note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V ○ R833 *10KJ_4 SPKR												
INIT_3_V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R583 *4.7K_4 PCI_GNT3# (10)												
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	<b>Should be always pull-up</b>	+VCCRTC ○ R616 *330KJ_4 PCH_INVRMEN												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI</td> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# <b>[Need external pull-down for LPC BIOS]</b> +3V ○ R286 *1KJ_4 PCI_GNT0# (10) R285 *1KJ_4 PCI_GNT0# (10) R285 *1KJ_4 PCI_GNT1# (10) R306 *1KJ_4 PCI_GNT1# (10)
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	<b>Should not be pull-down</b> (weak pull-up 20K)	R307 *4.7K_4 PWM_SELECT# (10,23)												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V ○ R622 *1KJ_4 NV_ALE NV_ALE (10)												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V ○ R622 *1KJ_4 NV_CLE NV_CLE (10)												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	R310 *1KJ_4 HDA_DOCK_EN# +3V ○ R309 *10KJ_4												
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V ○ R624 *1KJ_4 SPI_SI_R												
HDA_SDO	Reserved	RSMRST#	<b>Should not be pull-up</b> (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	<b>Should not be pull-down</b> (weak pull-up 20K)	+3V_S5 ○ R383 *10KJ_4 RSV_GPIO8 (11)												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)	R364 *10KJ_4 RSV_GPIO27 (11)												
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V_S5 ○ R414 *1KJ_4 CR_WAKE# (11)												

IBEX PEAK-M (PCI, USB, NVRAM)



IBEX PEAK-M (PCI-E, SMBUS, CLK)



### SMBus/Pull-up

Board ID3	Board ID2	Board ID1	Board ID0
0:ZQ3 series	0:non-optimas	0:UMA	0:UMA
1:iLPc (default)	1:ZR9 series	1:NV optimas	1:Discrete
1	1	0	0
1	1	0	1
1	1	1	NC
1	1	1	1

### Main Board ID

**Danbury Technology Enabled**


NV\_ALE High = Enable  
Low = Disable

**DMI Termination Voltage**

NV\_CLE Set to Vcc when LOW  
Set to Vcc/2 when HIGH

Size: Document Number: **IBEX PEAK-M 3/6** Rev 1A  
Date: Wednesday, May 05, 2010 Sheet 10 of 47

# IBEX PEAK-M (GPIO, VSS\_NCTF, RSVD)




dGPU\_PWR\_EN# should be stable before dGPU\_VRON enable


SATA5GP / GPIO49 / TEMP\_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose

EC suggestion use GPIO49 for FAN control


## GPU RST#



## GPIO Pull-up/Pull-down



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------





Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete Low = SW
RSV_GPIO8	High = Disable Low = Enable

**Quanta Computer Inc.**  
PROJECT : ZR9

Size	Document Number	Rev
	<b>IBEX PEAK-M 4/6</b>	1A
Date:	Wednesday, May 05, 2010	Sheet 11 of 47





# IBEX PEAK-M (GND)





**Quanta Computer Inc.**  
 PROJECT : ZR9

Size	Document Number	Rev
	<b>IBEX PEAK-M 6/6</b>	1A
Date:	Thursday, April 29, 2010	Sheet 13 of 47









**Place these Caps near So-Dimm0.**









PEX\_IOVDD+PEX\_IOVDDQ+PEX\_PLLVDD > 2.2A

N11P	AJON11P0T19
N11M	AJON11M0T20

SW@ --> iGPU & GPU Switch  
 SNP@ --> GPU N11P only  
 SNM@ --> GPU N11M only  
 CSP@ --> Operation P/N



Near BGA


U35A  
 I3qg973-nvdd+n11-pec-a1  
 COMMON

PEX_IOVDD_1	AK16
PEX_IOVDD_2	AK17
PEX_IOVDD_3	AK21
PEX_IOVDD_4	AK24
PEX_IOVDD_5	AK27
PEX_IOVDDQ_1	AG11
PEX_IOVDDQ_2	AG12
PEX_IOVDDQ_3	AG13
PEX_IOVDDQ_4	AG15
PEX_IOVDDQ_5	AG16
PEX_IOVDDQ_6	AG17
PEX_IOVDDQ_7	AG22
PEX_IOVDDQ_8	AG23
PEX_IOVDDQ_9	AG24
PEX_IOVDDQ_10	AG25
PEX_IOVDDQ_11	AG26
PEX_IOVDDQ_12	AI14
PEX_IOVDDQ_13	AI15
PEX_IOVDDQ_14	AI19
PEX_IOVDDQ_15	AI21
PEX_IOVDDQ_16	AI22
PEX_IOVDDQ_17	AI24
PEX_IOVDDQ_18	AI25
PEX_IOVDDQ_19	AI27
PEX_IOVDDQ_20	AK18
PEX_IOVDDQ_21	AK20
PEX_IOVDDQ_22	AK23
PEX_IOVDDQ_23	AK26
PEX_IOVDDQ_24	AL16


PCI EXPRESS

PEX_RX0	AP17	PEG_TXP15	PEG_TXP15 (4)
PEX_RX0	AM17	PEG_TXN15	PEG_TXN15 (4)
PEX_RX1	AM19	PEG_TXP14	PEG_TXP14 (4)
PEX_RX1	AM19	PEG_TXN14	PEG_TXN14 (4)
PEX_RX2	AM20	PEG_TXP13	PEG_TXP13 (4)
PEX_RX2	AM20	PEG_TXN13	PEG_TXN13 (4)
PEX_RX2	AP20	PEG_TXP12	PEG_TXP12 (4)
PEX_RX3	AM20	PEG_TXN12	PEG_TXN12 (4)
PEX_RX4	AM22	PEG_TXP11	PEG_TXP11 (4)
PEX_RX4	AM22	PEG_TXN11	PEG_TXN11 (4)
PEX_RX5	AM23	PEG_TXP10	PEG_TXP10 (4)
PEX_RX5	AM23	PEG_TXN10	PEG_TXN10 (4)
PEX_RX6	AM23	PEG_TXP9	PEG_TXP9 (4)
PEX_RX6	AM23	PEG_TXN9	PEG_TXN9 (4)
PEX_RX7	AM25	PEG_TXP8	PEG_TXP8 (4)
PEX_RX7	AM25	PEG_TXN8	PEG_TXN8 (4)
PEX_RX8	AM26	PEG_TXP7	PEG_TXP7 (4)
PEX_RX8	AM26	PEG_TXN7	PEG_TXN7 (4)
PEX_RX9	AM26	PEG_TXP6	PEG_TXP6 (4)
PEX_RX9	AM26	PEG_TXN6	PEG_TXN6 (4)
PEX_RX10	AM28	PEG_TXP5	PEG_TXP5 (4)
PEX_RX10	AM28	PEG_TXN5	PEG_TXN5 (4)
PEX_RX11	AM28	PEG_TXP4	PEG_TXP4 (4)
PEX_RX11	AM28	PEG_TXN4	PEG_TXN4 (4)
PEX_RX12	AM29	PEG_TXP3	PEG_TXP3 (4)
PEX_RX12	AM29	PEG_TXN3	PEG_TXN3 (4)
PEX_RX13	AM31	PEG_TXP2	PEG_TXP2 (4)
PEX_RX13	AM31	PEG_TXN2	PEG_TXN2 (4)
PEX_RX14	AM32	PEG_TXP1	PEG_TXP1 (4)
PEX_RX14	AM32	PEG_TXN1	PEG_TXN1 (4)
PEX_RX15	AM34	PEG_TXP0	PEG_TXP0 (4)
PEX_RX15	AM34	PEG_TXN0	PEG_TXN0 (4)


- +3V VDD33
- +1.05V PEX\_VDD
- V\_CORE NVVDD
- +1.8V IFPAB\_IOVDD
- +1.5V FBVDDQ





power up sequence




NB9M: VGACORE +0.90V (Normal) , +1.09V  
 NVVDD Maximum Settling Time




PEX\_RST timing



12-16 mils width 110mA




12-16 mils width



PEX_TX0	AL17	PEG_RXP15_C	C130	SW@0.1U/10V_4	PEG_RXP15 (4)
PEX_TX0	AM17	PEG_RXN15_C	C137	SW@0.1U/10V_4	PEG_RXN15 (4)
PEX_TX1	AM18	PEG_RXP14_C	C126	SW@0.1U/10V_4	PEG_RXP14 (4)
PEX_TX1	AM18	PEG_RXN14_C	C120	SW@0.1U/10V_4	PEG_RXN14 (4)
PEX_TX2	AM19	PEG_RXP13_C	C119	SW@0.1U/10V_4	PEG_RXP13 (4)
PEX_TX2	AM19	PEG_RXN13_C	C115	SW@0.1U/10V_4	PEG_RXN13 (4)
PEX_TX3	AL20	PEG_RXP12_C	C114	SW@0.1U/10V_4	PEG_RXP12 (4)
PEX_TX3	AM20	PEG_RXN12_C	C110	SW@0.1U/10V_4	PEG_RXN12 (4)
PEX_TX4	AM21	PEG_RXP11_C	C107	SW@0.1U/10V_4	PEG_RXP11 (4)
PEX_TX4	AM22	PEG_RXN11_C	C104	SW@0.1U/10V_4	PEG_RXN11 (4)
PEX_TX5	AK22	PEG_RXP10_C	C103	SW@0.1U/10V_4	PEG_RXP10 (4)
PEX_TX5	AK22	PEG_RXN10_C	C95	SW@0.1U/10V_4	PEG_RXN10 (4)
PEX_TX6	AL23	PEG_RXP9_C	C88	SW@0.1U/10V_4	PEG_RXP9 (4)
PEX_TX6	AM23	PEG_RXN9_C	C93	SW@0.1U/10V_4	PEG_RXN9 (4)
PEX_TX7	AM24	PEG_RXP8_C	C84	SW@0.1U/10V_4	PEG_RXP8 (4)
PEX_TX7	AM25	PEG_RXN8_C	C86	SW@0.1U/10V_4	PEG_RXN8 (4)
PEX_TX8	AK25	PEG_RXP7_C	C81	SW@0.1U/10V_4	PEG_RXP7 (4)
PEX_TX8	AK25	PEG_RXN7_C	C75	SW@0.1U/10V_4	PEG_RXN7 (4)
PEX_TX9	AL26	PEG_RXP6_C	C71	SW@0.1U/10V_4	PEG_RXP6 (4)
PEX_TX9	AM26	PEG_RXN6_C	C65	SW@0.1U/10V_4	PEG_RXN6 (4)
PEX_TX10	AM27	PEG_RXP5_C	C63	SW@0.1U/10V_4	PEG_RXP5 (4)
PEX_TX10	AM28	PEG_RXN5_C	C64	SW@0.1U/10V_4	PEG_RXN5 (4)
PEX_TX11	AL28	PEG_RXP4_C	C62	SW@0.1U/10V_4	PEG_RXP4 (4)
PEX_TX11	AK28	PEG_RXN4_C	C61	SW@0.1U/10V_4	PEG_RXN4 (4)
PEX_TX12	AK29	PEG_RXP3_C	C58	SW@0.1U/10V_4	PEG_RXP3 (4)
PEX_TX12	AL29	PEG_RXN3_C	C59	SW@0.1U/10V_4	PEG_RXN3 (4)
PEX_TX13	AM29	PEG_RXP2_C	C57	SW@0.1U/10V_4	PEG_RXP2 (4)
PEX_TX13	AM30	PEG_RXN2_C	C54	SW@0.1U/10V_4	PEG_RXN2 (4)
PEX_TX14	AM31	PEG_RXP1_C	C48	SW@0.1U/10V_4	PEG_RXP1 (4)
PEX_TX14	AM32	PEG_RXN1_C	C47	SW@0.1U/10V_4	PEG_RXN1 (4)
PEX_TX15	AM32	PEG_RXP0_C	C50	SW@0.1U/10V_4	PEG_RXP0 (4)
PEX_TX15	AM32	PEG_RXN0_C	C52	SW@0.1U/10V_4	PEG_RXN0 (4)

PEX_REFCLK	AR16	CLK_PCIE_VGAP	(10)
PEX_REFCLK	AR17	CLK_PCIE_VGAN	(10)
PEX_TSTCLK_OUT	AJ17	PEG_TSTCLK	R51 *SW@200J_4
PEX_TSTCLK_OUT	AJ18	PEG_TSTCLK#	R457 SW@0_4 GPU_RST# (11)
PEX_RST	AM16	VGA_RST#	R456 *SW@0_4 PLTRST# (4,10,11,25,26,28,31,36)
PEX_CLKREQ	AR13	PEG_CLKREQ#	R467 SW@10K/F_4 +3V_GFX
PEX_TERM	AG21	PEG_TERM	R49 SW@2.49K/F_4
TESTMODE	AP35	TESTMODE	R449 SW@10K/F_4
TESTMODE	AP35	TESTMODE	R448 *SW@10K/F_4 +3V_GFX



R3589 un-mount for switchable function




**Quanta Computer Inc.**  
 PROJECT : ZR9

Size	Document Number	Rev
	N11P-GE (PCIe I/F) 1/5	1A
Date:	Thursday, May 06, 2010	Sheet 16 of 47

N11P	AJON11P0T19
N11M	AJON11M0T20






Un-stuff for N11M  
 Stuff for N11P, N11S




MEMORY I/F A

MEMORY I/F C





SW@ --> IGPU & GPU Switch  
 SNP@ --> GPU N11P only  
 SNM@ --> GPU N11M only

N11P	AJON11P0T19
N11M	AJON11M0T20



LVDS clk spread : Center +/-0.5% ( 30-33KHZ)











10 kΩ pull-down only if no spread chip used.

**Quanta Computer Inc.**  
 PROJECT : ZR9

Size	Document Number	Rev
	<b>N11P-GE (DISPLAY) 3/5</b>	1A
Date:	Thursday, May 06, 2010	Sheet 18 of 47





SW@ -> iGPU & GPU Switch  
 SNP@ -> GPU N11P only  
 SNP@ -> GPU N11M only  
 CSP@ -> Operation P/N

N11P	AJON11P0T19
N11M	AJON11M0T20

SW@  
 N11PX: Stuff 10 Kohm  
 N11X-FERMI: UnStuff 10 Kohm

SW@  
 N11P/M: Stuff 10 Kohm  
 N11X-FERMI: UnStuff 10 Kohm

A5 N.C due to N11X HAD function is through PCI-E interface


	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0		
ROM_SO	NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK		PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI		RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP_2		PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1000
STRAP1		3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0001
STRAP0		USER[3]	USER[2]	USER[1]	USER[0]	1111

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI	(Ra)
0000		Reserved			
0001	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Qimonda	IDGH1G-04A1F1C-16X	PD 10K	AKD58GGT*01
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix	H5TQ1G63BF8-12C	PD 15K	AKD5LZGTW00
0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung	K4W1G1646E-HC12	PD 20K	AKD5LGGT502
0101		Reserved			
0110					
XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Hynix	H5TQ1G63AFR-14C		
XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Samsung	K4W1G1646D-EC12		

Logical Strap Bit Mapping


	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



Default: Hynix VRAM  
 Hynix =15K pull down(64Mx16)  
 Samsung =20k pull down(64Mx16)

4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1%(0402)]  
 10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]  
 15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]  
 20K/F 4: CS32002FB29 [RES CHIP 20K 1/16W +1%(0402)]  
 30K/F 4: CS33002JB23 [RES CHIP 30K 1/16W +1%(0402)]  
 35.7K/F 4: CS3352FB13 [RES CHIP 35.7K 1/16W +1%(0402)]  
 45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]


CHIP	ROM_SCLK	STRAP2	PCI_DEVID
N11M-GE1	PU 15K	PD 30K	0x0A75
N11P-GE1	PD 15K	PU 10K	0x0A29



## GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2 11/13
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FLVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL 11/13
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

## HDCP ROM




DHCP ROM	
HDCP_SCL	Low: Crypto ROM Hi: I2C ROM

HDCP ROM reserve , Due to N11x had support internal HDCP function.

**Quanta Computer Inc.**  
 PROJECT : ZR9

Size	Document Number	Rev
	<b>N11P-GE (GPIO&amp;STRAPS) 4/5</b>	1A
Date:	Thursday, May 06, 2010	Sheet 19 of 47





### Thermal Sensor



NS	none
WINDBOND	AL83L771K02
GMT	AL000780003

SW@ --> iGPU & GPU Switch  
 SNP@ --> GPU N11P only  
 SNM@ --> GPU N11M only

N11P	AJ0N11P0T19
N11M	AJ0N11M0T20



**Quanta Computer Inc.**  
 PROJECT : ZR9

Size	Document Number	Rev
	<b>N11P-GE (POWER &amp; GND&amp;THM) 5/5</b>	1A

Date: Thursday, May 06, 2010 Sheet 20 of 47










# CRT Switch

SW @ -> iGPU & GPU Switch  
 IV @ -> iGPU only





## UMA only




# CRT



S	Yn
0	MB
1	PR




# LVDS Switch




## LVDS



# LCD Power





# Backlight Control




4/16  
 1. Change L1 to 0805 size  
 2. Change R12, R13 from 0603 to 0402  
 4/20  
 Remove R12, R13 and mount L1 for EMI requirement

# I@ HDMI LEVEL SHIFTER


IV@ --> iGPU only  
 SW@ --> iGPU & GPU Switch  
 CSP@ --> Operation P/N




## SDVO I2C Control





UMA	CS22202JB18
SW	CS24702JB38



## Switchable Graphic HDMI source



## ESD Protect




**Quanta Computer Inc.**  
 PROJECT : ZR9


Size	Document Number	<b>DVI (PS8101)</b>	Rev 1A
Date:	Thursday, May 06, 2010	Sheet	24 of 47

T O P R e p l i c a t e



# CARD READER Controller



# 4 IN 1 CARD READER (MMC)




Giga-LAN BCM57760(LAN)







# LAN SWITCH




# RJ45(LAN)



# TRANSFORMER







**Quanta Computer Inc.**  
PROJECT : ZR9



Size	Document Number	Rev
	<b>LAN SWITCH/TRANSFORMER/RJ45</b>	1A
Date:	Thursday, May 06, 2010	Sheet 27 of 47

# MINI-CARD WLAN(MPC)



+3.3V: 1000mA  
 +3.3Vaux: 330mA  
 +1.5V: 500mA



# MINI-CARD 3G(MNC)



# SIM CARD connector(RFM)




A: (10/17)FAE confirm:  
 3G module need +3VSUS and no need +1.5V and no need SMBUS


**Quanta Computer Inc.**  
**PROJECT : ZR9**

Size	Document Number	Rev
	<b>Mini-Card/WL/3G/SIM</b>	1A
Date:	Thursday, May 06, 2010	Sheet 28 of 47


# SATA HDD(HDD)




# SATA ODD (ODD)



# HOLE(OTH)










# ODD POWER(ODD)



Connect to PCH(GPIO21) pin Y9 and EC pin28(GPIO53)

**Quanta Computer Inc.**  
PROJECT : ZR9







Size	Document Number	Rev
	<b>SATA-HDD/ODD/HOLE</b>	1A
Date: Thursday, May 06, 2010		Sheet 29 of 47



4/20 EMI suggested that R421, R331 need to be mounted.

# Trust Platform Module (Reserved)


Resigser Base Address	
BADD=0	2E / 2F
BADD=1 (default)	4E / 4F




**Quanta Computer Inc.**  
PROJECT : ZR9

Size	Document Number	Rev
<b>TPM/ S3 POWER SAVING</b>		1A
Date:	Thursday, May 06, 2010	Sheet 31 of 47


### USB PORT(USB)




### USB BOARD CONN(USB)



### BLUETOOTH CONNECTOR




4/16 modify power from +3V to +3V\_S5



 <b>Quanta Computer Inc.</b> PROJECT : ZR9		Rev	1A
		Size	Document Number
Date: Wednesday, May 05, 2010		Sheet 32 of 47	




# CABLE DOCK



## MDC(MDM)






### Quanta Computer Inc.

**PROJECT : ZR9**


Size	Document Number	Rev 1A
<b>Docking / MDC</b>		
Date:	Thursday, May 06, 2010	Sheet 33 of 47

DOCKIN#


# INT K/B




# TOUCHPAD CONN.



# Finger-Printer CONN.






# CPU FAN




Size	Document Number	Rev
	<b>KB/TP+FP/FAN</b>	1A
Date:	Thursday, May 06, 2010	Sheet 34 of 47

# M/B LED










# POWER D/B CONNECTOR



**Quanta Computer Inc.**  
PROJECT : ZR9

Size	Document Number	Rev
	<b>POWER/DB/LED</b>	1A
Date:	Thursday, May 06, 2010	Sheet 35 of 47




**SM BUS ARRANGEMENT TABLE**

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	MMB3 and EEPROM
SM Bus 4	HDMI Controller, MMB1, MMB2 and VGA Thermal

1/13 Confirm by vendor mail :  
 If the Southbridge enables "Long Wait Abort" by default, the flash device should be 50MHz (or faster)

At 11/24 add:  
 Winbond W25Q16AVSSIG  
 MXIC MX25L1605AM2C-15G  
 EON EN25F16-100HIP  
 AMIC A25L016




**Quanta Computer Inc.**  
**PROJECT : ZR9**

Size: Document Number: WPCE775C\_ODG & FLASH Rev: 1A  
 Date: Thursday, May 06, 2010 Sheet: 36 of 47















[PWM]

VID 1.2875V



change netname on 0419

+3V\_S5

Add it for acoustic on 4/19

20A

+VCC\_CORE

PC136

330u/2V\_7343

VIN

20A

+VCC\_CORE

PC144

330u/2V\_7343

Panasonic BRT-J1VR103J


Close to Phase 1 Inductor

Load Line setting to 2mV/A

**Quanta Computer Inc.**  
**PROJECT : ZR9**

Size	Document Number	Rev
	<b>CPU Core ( ISL62882 )</b>	1A
Date:	Wednesday, May 05, 2010	Sheet 39 of 47


[PWM]




OCP: 18A  
1.05V/13.55A

$TON = 3.85p \cdot RTON \cdot Vout / (Vin - 0.5)$   
 $Frequency = Vout / (Vin \cdot TON)$   
 $TON = 3.85p \cdot 1M \cdot 1 / (Vin - 0.5)$   
 $Frequency = 1 / (0.0036767) = 272K$

A01718  $R_{dson} = 3 \sim 4.3m\Omega$   
 $I$  (ripple current)  
 $= (19 - 1.05) \cdot 1.05 / (1u \cdot 272k \cdot 19)$   
 $\sim 3.64A$   
 $4.3m \cdot 18 = RILIM \cdot 20uA$   
 $RILIM = 3.87K \text{ --- } 3.92K$

 <b>Quanta Computer Inc.</b> PROJECT : ZR9		Size	Document Number	Rev
			<b>+VTT (UP6111A)</b>	1A
Date:	Wednesday, May 05, 2010	Sheet	40	of 47



OCP: 10A  
1.05V/8A

$$R_{ds} * OCP = R_{ILIM} * 20\mu A$$

$$V_{OUT} = (1 + R1/R2) * 0.75$$

$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

AO4710  $R_{ds(on)} = 11.7 \sim 14.2m\Omega$

L (ripple current)  
 $= (19 - 1.05) * 1.05 / (1.5u * 272k * 19)$   
 $\sim 2.431A$

$14.2m * 10 = R_{ILIM} * 20\mu A$

$R_{ILIM} = 7.1K \sim 7.15K$




Quanta Computer Inc.

PROJECT : ZR9


Size	Document Number	Rev
	VCCP 1.05V(UP6111A)	1A

Date: Wednesday, May 05, 2010 Sheet 41 of 47




$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

AO1718  $R_{dson}=3.8-4.3m\Omega$   
 $L(\text{ripple current}) = (19-1.5) * 1.5 / (1u * 400k * 19) \sim 3.46A$   
 $V_{trip} = (15-1.73) * 4.3m\Omega = 0.0571V$   
 $R_{ILIM} = V_{trip} / 10u = 5.7K$




	S3	S5	VTT	REF	+1.5VSUS
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



Frequency(PR220=200K) 300K


GPU_VID1	GPU_VID2	+VGPU_CORE
0	0	1.035V
1	0	0.95V
0	1	0.85V
1	1	0.8V









**Quanta Computer Inc.**  
PROJECT : ZR9


Size	Document Number	Rev
	<b>GPU CORE(MAX8792)</b>	1A
Date:	Thursday, April 29, 2010	Sheet 43 of 47





1. Level 1 Environment-related Substances should NEVER be Used.  
 2. Purchase Ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.






For EC control thermal protection (output 3.3V)

**Thermal protection**

note placement area

Add it for S3 leakage circuit

 <b>Quanta Computer Inc.</b> PROJECT : ZR9		Rev
		1A
Size	Document Number	
<b>Thermal Protection</b>		
Date:	Wednesday, May 05, 2010	Sheet 46 of 47

Model	REV	DATE	CHANGE LIST	
ZR9	A	20091117	page 10:delete R8345 & add C8407 & modify uab port define --> sim card to port 5 ,docking to port 0 page 34:modify CN7009 pin define page 30:modify speaker out circuit Evan Wang update Power circuit	
		20091119	page 33 :cn9055 pin.67 change net name DCIN to DOCK_IN page 18 Base on Design Guide , DVI should change to port E. Evan Wang update Power circuit	
		20091124	page 4 :add R529,R232,R537,R527,R213,R524,R538,R536,R534,R528,R230 page 19 :delete R3515,R3514,Q3500,Q3501 page 24 :change net name MB_HDMI_DDCCK to Ma_HDMI_DDCCLK to SDVo_CTRL_DAF, DV0_CTRL_CTK page 34 :delete R7451 & change R7442 to 1K , add C8031,C9053 page 30 :U9001 Pin.26 CT0201change PD to AGND & add R13069,R228,R233 page 24 :delete R9798,R9810 page 35 :add LED7005,R7402,R7408 & modify CN7008 Pin define page 19 :add R3590 to PU +3V_GFX Evan Wang update Power circuit 1. Add FC9020(1u/25V 6)2. FR9028 changes to 150K 4,3. FR9025 changes to 39K 4,4. Add P0308(SWA0L1448),5.GPU_CORE solution change to MAX8922.	
		20091126	page 35 :del LED7005,R7402,R7408 page 14 :JDM8000 SWAP PIN page 15 :JDM8999 SWAP PIN page 21 :U3502,U3509,U3503,U3508 SWAP PIN page 22 :U3504,U3500,U3501,U3507 SWAP PIN page 24 :U15 SWAP PIN page 27 :U45 SWAP PIN page 32 :Delete R295,R296,R297,R298,R363,R346,L28,L29,L32 page 16 :delete C3513,C3508,C3643,C3644,C3501 page 21 :Delete C567,C563,C7,C560 page 22 :Delete C565,C563,C20,C564 page 35 :add LED2,R7402 & modify CN7008 pin define page 23 :CN9049 modify pin define & change # pin page 32 :CN7008 modify pin define page 36 :U7020:L4 net name WLN_LED# change to U7020.L12 & add net name WLN_LED# on U7020.98 Evan Wang update Power circuit	
		20091202	page 6 :del R8237 page 12:del R8266 & add R8432,R8433 page 30:del R228	
		20091203	page 32:CN11 change pin define page 35:del D13,U7022 & add R13093,R12101	
		20091207	page 35:add R7406,LED7001 page 23:CN9049 change to 8 pin	
		20091210	page 35:R7398,R7399,R7400R7402,R7403,R7404,R7405,R7406 change to 150 ohm page 35:add Q7027	
		20091214	page 24:add R9802,R9798	
		20100106	page 4: change R185 to NC page 8: change R395 to un-mount page 10: change C715,C714 to 33pf & add R508,R653,R654,R655,R656,R657 & for LAN sMBus Form SMB_CLK_ME0,SMB_DATA_ME0 to ICH_SMBCLK,ICH_SMBDATA & change high resistor 4.7k ohm R114,R115 close to chip side page 11: change J8PU_FWR_EN pin high resistor 10k un-mount page 18: change C595,C596 to 33pf page 23: V0A power add poly switch page 26: LAN sMBus change net name to ICH_SMBCLK,ICH_SMBDATA & C228,C229 to 33pf page 28: del net name RP_EN & R559 & R511 un-mount page 31: change R508 to NC page 33: DOCK power add poly switch & R269,C392 un-mount page 35: change Q9 to N type & add R660,R659 page 36: add R658 Evan Wang update Power circuit	
		20100125	page 30: add connector CN25 & change L29 , L30 , L31 , L32 , L47, L48 , C531 , C530 to docking side page 33: add connector CN26 page 33: CN17 ADOGND change to ADOGND_2 Evan Wang update Power circuit	
		20100201	page 23: add U51	
		20100202	page 33: CN26 ADOGND change to ADOGND_2 page 36: add R547 page 33: add R554,R559 & D27	
		20100205	page 33: Docking power add f2,f3 page 27: CN12 change footprint	
		C	20100325	page 12: Add C530 to decrease CRT DAC ripple noise page 25: Change R389, R592 to lead for EMI require page 30: C478, C580 change from 10uF to 5uF for VCC_HDDWR qualify page 30: R404 pull up to 100k for docking insert detect page 35: Change FWHDD power to +3V_S5 to prevent when EC go into power saving, power LED will turn on in battery only. page 35: Modify JB_W/F LED turn on behavior
			20100416	page 32 : Modify B/F power from +3V to +3V_S5 page 23 : L1 Change L1 to 0805 size 2 Change R12 , R13 from 0603 to 0402 page 31 : Change PR103 , PQ27 to M.C page 21 , 36 : Delete PANEL_COLOR and PANEL_ENG per EC requirement. page 41 : PR209 changes to 4.3K/F 4(CS24302PB07) page 37 : Mount PR11 and changes to 2.2 6(CS-2203F911) page 37 : Mount FC12 and changes to 1500p/50V 6(CH21506K915) page 43 : PR24 changes to 5W02.2 6(CS-2203F911) page 43 : PC24 changes to 5W01500p/50V 4(CH21506K814) page 35 : Change BXP power LED size from 0805 to 0603 and the quantity increase to two page 23 : Add cap. C531 , C748-C752 for monitor test page 23 : Remove R12 , R13 and mount common mode choke L1 for EMI requirement page 25 : R589,R592 need to mount the bead SBY1005057121YN(CX0Pr121000) for EMI requirement page 30 : EMI suggested that R421 , R331 need to be mounted page 30 : R384 , R385 need to mount the bead(CX471T10000) for EMI page 30 : C525 , C527 need to mount cap. 20pF for EMI
		Ramp	20100420	