


GM6C MLK Optimus, Discrete & UMA

VER : 1A
PWA:
PWB:

_DIS ==> Discrete Only
_SW ==> Optimus Only
_UMA ==> UMA Only




Note:
HM65 does not support USB 6 & 7
HM65 does not support SATA 2 & 3


Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-7	Sandy Bridge
8-14	PCH
15-16	DDRIII SO-DIMM(204P)
17-21	N12P-GE/N12P-GT
22-23	VRAM
24	LCD CONN
25	HDMI CONN
26	MINI DP CONN
27	Card Reader (JMB389)
28	SIO (ITE8502)
29	MINI-Card (WLAN/WPAN)
30	MINI-Card (WWAN)
31	LAN(RTL8111EL/RJ-45)
32	Right USB/ESATA
33	SATA (HDD & ODD)
34	TP / KEYBOARD
35	SWITCH / LED / T-Screen
36	FLASH / RTC/ RESET CIRCUIT
37	FAN / THERMAL
38	AUDIO CODEC
39	AUDIO AMP
40	Left USB/MMB CONN
41	BLANK
42	Charger (ISL88731)
43	CPU CORE(NCP6131S)
44	3V/5V (TPS51427A)
45	1.8V_RUN(RT8015DGQW)
46	1.5_DDR/0.75(RT8207A)
47	1.05V_VTT(VT358)
48	VCCSA(TPS51461)
49	VGA_N12x-dGFX(NCP3218MNR)
50	Run Power Switch
51	DCin & Batt
52	PAD & SCREW
53	SMBUS BLOCK
54	THERMAL MAP
55	Power Block Diagram
56	Power sequence Block
57	power sequence(DIS)
58	power sequence(UMA)
59	power sequence(OPTIMUS)

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+5V_ALW2	+5V	37,46,52,53	LARGE POWER	MAIN POWER	S0~S5
+5V_ALW	+5V	13,33,44,46,47,48,49,50,51,52	LARGE POWER	ALW_ON	S0~S5
+3.3V_ALW	+3.3V	29,30,35,36,37,42,44,45,46,47,51,52,53	8051 POWER	3.3V_ALW_ON	S0~S5
+5V_SUS	+5V	11,33,34,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	07,08,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.5V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,60	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,44,52	SDVO POWER	RUN_ON	
+1.8V_RUN_GFX	+1.8V	17,18,21,22,44,52	VGA POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	VGA POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON	
+1.05V_PCH	+1.05V	08,09,11,15,48	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	35	MOD Power	MODC_EN	
+5V_HDD	+5V	35	HDD Power	HDDC_EN	
+1.1V_VTT	+1.1V	03,05,10,11,49,60	CPU POWER	RUN_ON	
+1.1V_GFX_PCIE	+1.1V	18,50	VGA POWER	GFX_ON	

GND PLANE	PAGE	DESCRIPTION
 GND	ALL	




Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	Frontage	1A
Date: Friday, January 07, 2011		Sheet 2 of 59

Sandy Bridge Processor (CLK,MISC,JTAG)

WW31.MOW Page 5 (SNB_IVB# N.A at SNB EDS #27637 0.7v1)




shut down when asserted
Over 130 degree C will drive low

provide power management status (form PCH to CPU)


IN	OUT
L	L
H	High-Z

(11,17,27,28,29,30,31,40) PLTRST#




+1.5V_SUS keep DDR3_DRAMRST# high to avoid CPU_DRAMRST# low when into S3 (Because can't reset DRAM when into S3)


S3 Power reduce



3/16 Change topology; Add AND gate based on DG rev0.9







Sandy Bridge Processor (DDR3)



Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	Sandy Bridge 3/5	1A
Date:	Friday, January 07, 2011	Sheet 5 of 59

Sandy Bridge Processor (POWER)



Quanta Computer Inc.

PROJECT : GM6C MLK DIS



Sandy Bridge 4/5

Size: Document Number: Rev: 1A

Date: Friday, January 07, 2011 Sheet: 6 of 59







Cougar Point (DMI, FDI, PM)

U29C



On Die DSW VR Enable
High = Enable (Default)
Low = Disable

PCH Pull-high/low(CLG)





Quanta Computer Inc.
PROJECT : GM6C MLK DIS
Cougar Point 1/7

Size	Document Number	Rev
		1A
Date:	Friday, January 07, 2011	Sheet 8 of 59



Cougar Point-M (PCI-E, SMBUS, CLK)

Note: Place TX DC blocking caps close to PCH.


U298



WLAN, WWAN, DIMM0, DIMM1, 3-axis fall sensor



Change as big package (UM9)




Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size Document Number
Cougar Point 3/7

Date: Friday, January 07, 2011 Sheet 10 of 59

Cougar Point (GPIO, VSS_NCTF, RSVD)



FDI TERMINATION VOLTAGE OVERRIDE

LOW - Tx, Rx terminated to same voltage

R425 100KJ FDI_OVRVLTG R426 1KJF_NC

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

DMI_OVRVLTG R404 1 200KJ

internal PD resistor 20K-ohm
To avoid voltage be divided,
please change GPIO36 PU resistor from
10K-ohm to 200K-ohm. (07/12)

HOST ALERT# R687 1KJ

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

Quanta Computer Inc.



PROJECT : GM6C MLK DIS

Cougar Point 5/7

Date: Friday, January 07, 2011 Sheet 12 of 59

COUGAR POINT (POWER)

Cougar Point-M (POWER)






Quanta Computer Inc.

PROJECT : GM6C MLK DIS

Size	Document Number	REV
Date	Friday, January 07, 2011	1A
Cougar Point 6/7		Sheet 13 of 89



IBEX PEAK-M (GND)


Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	Cougar Point 717	1A
Date:	Friday, January 07, 2011	Sheet 14 of 59


DDR STD (DDR)




Place these Caps near So-Dimm0.



S3 Power reduce








M1 VREF Solution



Quanta Computer Inc.
PROJECT : GM6C MLK DIS


Size	Document Number	Rev
	DDRIII SO-DIMM-0	1A
Date:	Friday, January 07, 2011	Sheet 15 of 59




Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	DDR3 SO-DIMM-1	1A
Date:	Friday, January 07, 2011	Sheet 16 of 59



power up sequence









NVVDD Maximum Settling Time



PEX_RST timing



GPU all PWROK



PEX_IOVDDQ
 DG-05093-001_V02:Page 71
 Remove 0.1uF-C10117,C10162,C10048,C10041,C10032
 Scott-0710

VDD33
 DG-05093-001_V02:Page 168
 120mA/non-SLI, 285mA/SLI
 Scott-0710

PEX_SVDD_3V3
 DG-05093-001_V02:Page 71
 120mA each
 Scott-0710

PEX_TSTCLK_OUT/PEX_TSTCLK_OUT_N
 DG-05093-001_V02:Page 70
 default can be unstuffed
 Scott-0711


PEX_CLKREQ_N
 DG-05093-001_V02:Page 70
 Pull down 2.49K/F
 Scott-0711

TESTMODE
 DG-05093-001_V02:Page 207
 Pull down 10K
 Scott-0711

PEX_PLLVDD
 DG-05093-001_V02:Page 71,72
 120mA each
 Scott-0710




Quanta Computer Inc.
 PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	DGPU I/5 (PEG)	1A
Date:	Friday, January 07, 2011	Sheet 17 of 59



Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	DGPU 3/5 (Display)	1A
Date:	Friday, January 07, 2011	Sheet 19 of 59




	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	X010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	XXXX
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	1110
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN
0x3(0011)	900MHz 512MB(64M*16) Samsung	AKD5LGH7500		K4W1G1646E-HC11
0x2(0010)	900MHz 512MB(64M*16) Hynix	AKD5LZWTW02		H5TQ1G63BFR-11C
0x6(0110)	900MHz 1GB(128M*16) Hynix	AKD5MGWTW00		H5TQ2G63BFR-11C
0x7(0111)	900MHz 1GB(128M*16) Samsung	AKD5MGWT500		K4W2G1646C-HC11

ROM_SI Strap Bit for RAM Mapping

	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111




STRAP2 ROM_SCLK

	PD	PU	PU	
N12P-GE (AJON12P0T02)	30K	15K	0xDF5	
N12P-GT (AJON12P0T03)	35K	15K	0xDF6	
N12P-GS (AJON12P0T04)	25K	15K	0xDF4	

GPIO ASSIGNMENTS





GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI Raster Sync
12	IN	N/A	AC Power Detect Input
13	OUT	N/A	Power Supply Control
14	OUT	N/A	Power Supply Control
15	OUT	N/A	Hot plug detect for IFP link E
16	OUT	N/A	Programmable Fan Control
17	OUT	N/A	Reserved
19	OUT	N/A	Reserved
20	OUT	N/A	Hot plug detect for IFP link D
21	OUT	N/A	Reserved
22	OUT	N/A	Hot plug detect for IFP link F
23	OUT	N/A	SLI Swap Ready single
23	OUT	N/A	



Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	DGPU 4/5 (MIO/GPIO)	1A
Date:	Friday, January 07, 2011	Sheet 20 of 59


31.56A



Quanta Computer Inc.
PROJECT : GM6C MLK DIS


Size	Document Number	Rev 1A
DGPU 5/5 (Power/Ground)		
Date:	Friday, January 07, 2011	Sheet 21 of 59

CHANNEL B: 256MB/512MB DDR3






FBC CLK Termination
 DA-05093-001_V02:Page 96
 R=160/F
 Scott=0710

Placement has to be close to VRAM







PROJECT : TWH
Quanta Computer Inc.




Size Custom	Document Number	Rev 1A
	DGPU Memory 2/2 (DDR3)	
Date: Friday, January 07, 2011	Sheet 23 of 59	



Address : A9H --Contrast
AAH --Backlight



Shunt capacitors on LVDS for improving WWAN.






Quanta Computer Inc.
PROJECT : GM6C MLK DIS


Size	Document Number	Rev
	LCD CONN	1A
Date:	Friday, January 07, 2011	Sheet 24 of 59

EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB


SCLZ/SDAZ Low-level input/output Voltage
 CFG01:CFG00=0:0 VIL:<0.4V VOL:0.6V (Default)
 CGF01:CGF00=0:1 VIL:<0.36V VOL:0.55V
 CGF01:CGF00=1:0 VIL:<0.44V VOL:0.65V
 CGF01:CGF00=1:1 VIL:<0.36V VOL:0.6V




HDMI



Reserve for EMI and close to HDMI CONN




UMA change to 680ohm




Quanta Computer Inc.
PROJECT : GM6C MLK DIS
HDMI CONN

Size	Document Number	Rev
		1A
Date:	Friday, January 07, 2011	Sheet 25 of 59


DISPLAY PORT Re-driver



MINI DISPLAY PORT CONNECTOR







For Mini DP to HDMI and DVI dongle,
SINK(Pin13)=Low, the others is high.




Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size Document Number Rev 1A
Date: Friday, January 07, 2011 Sheet 26 of 59
MINI DP CONN



MIDO[0..5] Single Skew
Should be smaller +/- 100 mil
for SDA3.Application




Needs close to Pin17: 12mil/<250mil
Layout Note:
Place this cap close to pin 18
For AMD Platform only, Intel doesn't need to connect to PCH(Vendor)

Card Reader interface signal mapping


Pin	Default	SD / MMC	MS	XD
MDIO00	SD/MMC/MS/xD	SD D0	MS D0	XD D0
MDIO01		SD D1	MS D1	XD D1
MDIO02		SD D2	MS D2	XD D2
MDIO03		SD D3	MS D3	XD D3
MDIO04		SD CMD	MS BS	XD WE#
MDIO05		SD CLK	MS CLR	XD CE#
MDIO06		SD WP		XD WP#
MDIO07				XD CLE
MDIO08		MMC D4	MS D4	XD D4
MDIO09		MMC D5	MS D5	XD D5
MDIO10		MMC D6	MS D6	XD D6
MDIO11		MMC D7	MS D7	XD D7
MDIO12				XD RE#
MDIO13				XD R/B#
MDIO14				XD ALE
CR1 LEDN		SD LED#	MS LED#	XD LED#
CR1 PCTLN		SD PWR#	MS PWR#	XD PWR#
CR1 CD0		SD CD#		
CR1 CD1			MS CD#	
CR1 CD2				XD CD#

Quanta Computer Inc.
PROJECT : GM6C MLK DIS
Card Reader (JMB389)

Size	Document Number	Rev
Date: Friday, January 07, 2011	Sheet 27 of 59	1A







Layout Note: Place these caps close to ITE8502



Layout Note: Place PC169 close to ITE8502




BX1 leakage issue workaround circuit
 R96, C104 no stuff, R100 stuff
 BX2 will close it.
 R96, C104 stuff, R100 no stuff




Config_0	Config_1	GM6/GM6C	USB_BACK_EN#	BID1	GM6/GM6C
0	0	UMA	0	0	SSI (X00)
0	0	Optimum-GS	0	1	PT (X01)
1	0	Studio Discrete	1	0	ST (X02)
1	1	Optimum-GS	1	1	QT (A00)
0	0		0	0	AT (A01)


Quanta Computer Inc.
PROJECT : GM6C MLK DIS
SIO (ITE8518)
 Date: Friday, January 07, 2011 Sheet 28 of 59

MiniCard WLAN connector



Support Dell BT375 (Little Stone) module (XPS) W TO B






Quanta Computer Inc.
PROJECT : GM6C MLK DIS


Size	Document Number	Rev
	MINI-Card (WLAN/WPAN)	1A
Date:	Friday, January 07, 2011	Sheet 29 of 59

MiniCard WWAN connector




PCI-Express TX and RX direct to connector


For TVT20-J Card



Layout Note:
R625 and R626 close to choke as possible to minimize stubs.




Place as close as possible to JSIM3 connector




ESATA + USB Conn + Power Share



UPI power switch



USB_BACK_EN# needs to be low when system S3 and S5 for USB charge





This pin connects to 3VALW ON POWER LOGIC




E-SATA Re-driver

Layout Note: Please put those on the same side of MB PCB



EC needs to drive CB0/CB1 pins to low when system S3/S5 and drive high when system S0.
 U49 PN and Footprint needs to double check
 R15 needs to be 49.9K_F if we use external resistors.




CB0	CB1	Function
0	0	Auto Detection active
1	1	USB Function only
(5V)-43.2K-(D-)-49.9K-GND (about 2.68V)		
(5V)-75.0K-(D+)-49.9K-GND (about 2.00V)		




Quanta Computer Inc.
 PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	Righ PUSB/ESATA	1A
Date:	Friday, January 07, 2011	Sheet 32 of 59




SATA Connector.




3-axis Fall Sensor (HDD data protector)



ODD Connector






Design current: 1050mA
Max current: 1500mA




Quanta Computer Inc.
PROJECT : GM6C MLK DIS


Size	Document Number	Rev
	SATA (HDD&ODD)	1A
Date:	Friday, January 07, 2011	Sheet 33 of 59




Touch Screen Module




Battery status.





HDD activity LED.



Power button for Engineer




3V_ALW ON POWER LOGIC




		Quanta Computer Inc. PROJECT : GM6C MLK DIS	
		SWITCH/LED/T-Screen	
Size	Document Number	Rev 1A	
Date:	Friday, January 07, 2011	Sheet	35 of 59


For EC 4Mbit (512K Byte)



For PCH 32Mbit (4M Byte)



RTC BATTERY





iTPM ENABLE/DISABLE




TPM Function	R428
Enable	Mount
Disable	NC (Default)

RESET CIRCUIT

TBC 0628




Quanta Computer Inc.
PROJECT : GM6C MLK DIS



Quanta Computer Inc.
PROJECT : GM6C MLK DIS
Audio CODEC (ALC665)


Size	Document Number	Rev
		1A
Date:	Friday, January 07, 2011	Sheet 38 of 59

Main Speaker AMP




- (38) AUD_PC_BEEP AUD_PC_BEEP
- (38) AUD_SPKR_L AUD_SPKR_L
- (38) AUD_SPKR_R AUD_SPKR_R
- (38) AMP_SHUTDOWN# AMP_SHUTDOWN#
- (38) MONO_OUT MONO_OUT
- (28,38) PC_BEEP_EN PC_BEEP_EN

SUBWOOFER AMP






SUBWOOFER TEST



EAPD#	NB_MUTE#	TEST_WOOFER_EN	SPK_MUTE#	WOOFER_MUTE#
0	0	0	L	L
0	0	1	L	L
0	1	0	L	L
0	1	1	L	L
1	0	0	L	L
1	0	1	L(Disable SPK)	H(Test Woofers)
1	1	0	H(Test SPK)	L(Disable Woofers)
1	1	1	H	H


Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	Audio AMP (MAX9736A)	1A
Date:	Friday, January 07, 2011	Sheet 39 of 59





HDMI Switch

DIS and SW stuff
UMA no stuff



DIS and SW stuff
UMA no stuff




DIS and SW stuff
UMA no stuff



Quanta Computer Inc.

PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	BLANK	1A
Date:	Friday, January 07, 2011	Sheet 41 of 59





+VCHGR
Control IC: ISL88731A
H/S MOSFET: FDS8884 (Fairchild), Qg=13nC, Rds(on)=30mohm, PD=2.5W
L/S MOSFET: FDS8884 (Fairchild), Qg=13nC, Rds(on)=30mohm, PD=2.5W
Inductor: 5.8UH +-30% 5.5A SDSSL10D40F-5R8Y(TTA), DCR=21mohm
Output Cap: 2*10U 25V(+/-10%,X6S,1206)

Adapter type	90W	130W
ADAPT_TRIP_SET	0	1
SETTING CURRENT	5.6A	7.6A

Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	Charger (ISL88731)	1A

Date: Friday, January 07, 2011 Sheet 42 of 59






Reference	Discrete	UMA	Optimus
PR82	0(CS00002JB38)	NC	NC
PC91	0(CS00002JB38)	0.068U/16V(CH3683K1B09)	0.068U/16V(CH3683K1B09)
PC92	0(CS00002JB38)	1000P/50V(CH21006JB10)	1000P/50V(CH21006JB10)
PC212	0(CS00002JB38)	10P/50V(CH01006JB08)	10P/50V(CH01006JB08)
PR217	0(CS00002JB38)	NC	NC
PC216	0(CS00002JB38)	39P/50V(CH03906JB06)	39P/50V(CH03906JB06)
PC100	0(CS00002JB38)	1000P/50V(CH21006JB10)	1000P/50V(CH21006JB10)
PR224	0(CS00002JB38)	NC	NC
PR214	0(CS00002JB38)	24.3K/F(CS32432FB19)	24.3K/F(CS32432FB19)
PC223	0(CS00002JB38)	0.1U/10V(CH4102K1B03)	0.1U/10V(CH4102K1B03)


	UMA	Optimus
PC180, C612	470uF CH747RM8800	330uF CH733RM8831

Quanta Computer Inc.
PROJECT : GM6C MLK DIS
CPU_VCORE (NCP6131S)

Size: Document Number: 867-1A
Date: Friday, January 07, 2011 Sheet: 43 of 89







+1.5V_SUS
 TDC : 15.5A
 Peak current : 22.1A
 OCP: 26.5A
 Frequency : 400KHz

$$V_{OUT} = (1 + \frac{PR67}{PR68}) * 0.75$$

+1.5V_SUS
 Control IC: RT8207A
 H/S MOSFET: FDM5692 (Fairchild), Qg=11nC, Rds(on)=14mohm, PD=2.5W
 L/S MOSFET: FDM5760 (Fairchild), Qg=24nC, Rds(on)=5mohm, PD=2.5W
 Inductor: 0.56uH +/-20% 21A (ETQP4LR56WPC) (Panasonic), DCR=1.6mohm
 Output Cap: 2*330U 2.5V(20%,ESR15,7343,H1.9), ripple current 2700mA

VDDQ and VTT discharge control

MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge

VDDQ output voltage selection

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	1.5V	VDDQSNS/2	DDR3
V5IN	1.8V	VDDQSNS/2	DDR2
FB Resistors	Adjusting	VDDQSNS/2	1.5V < VVDDQ < 3V


Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)

Quanta Computer Inc.
 PROJECT : GM6C MLK DIS


Size	Document Number	Rev
	1.5V_SUS & 0.75_DDR_VTT (RT8207)	1A
Date:	Friday, January 07, 2011	Sheet 46 of 59

+1.05V_VTT (VT357FCX-ADJ)



+1.05V_VTT
TDC : 12.64A
Peak Current : 18.06A
OCP : 21.6A

Route +1.05V_VTT_VSENSE+ and +1.05V_VTT_VSENSE- as differential pair



+VCCSA
 Thermal Design current:4.2A
 Peak current:6A

+VCCSA	VCCSA_VID
0.8V	High
0.9V	Low

N12P-GE:


GPU VID3	GPU VID2	GPU VID1
0.85V	1	0
0.95V	0	1
1.0V	0	0











N12P-GS:

GPU VID3	GPU VID2	GPU VID1
0.825V	1	0
0.975V	0	1
1.0V	0	0

	N12P-GS	N12P-GE
PR42	NC	0_DIS
PR178	0_DIS	NC



+VCC_GFX_CORE
 Fs=300K
 Current=21.81A
 OCP:52A







Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	Run Power Switch	1A
Date:	Friday, January 07, 2011	Sheet 50 of 50




10




P07


Quanta Computer Inc.
PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	DCIN&BATT	1A
Date:	Friday, January 07, 2011	Sheet 51 of 59






Quanta Computer Inc.
 PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	PAD & SCREW	1A
Date:	Friday, January 07, 2011	Sheet 52 of 59




Function	IC	SMBus Address
DDR3	DIMM0 DIMM1	A0 A4
VGA	N11P	9E
Thermal IC	EMC2112	0011100xb
Charge IC	BQ24765RUVR	0x12
Battery	Battery	0x37
Fall Sensor	DE351DLTR	0101110xb
WLAN	WLAN Module	X
WWAN	WWAN Module	X







GM6C-MLK Power Design Block Diagram




OPTIMUS	UMA	DIS
(1)	(1)	(1) AC : DC_IN -> DC_IN_SS -> +PWR_SRC
(2)	(2)	(2) Bat : +VCHGR -> +PWR_SRC, +5V_ALW2, +3V_ALW2
(3)	(3)	(3) 3.3V_ALW_ON
(4)	(4)	(4) 3.3V_ALW
(5)	(5)	(5) ALW_ON
(6)	(6)	(6) +5V_ALW, +15V_ALW
(7)	(7)	(7) SUS_ON
(8)	(8)	(8) +5V_SUS, +3V_SUS
(9)	(9)	(9) +1.5V_SUS
(10)	(10)	(10) 1.5V_DDR_PWRGD
(11)	(11)	(11) RSMRST#
(12)	(12)	(12) AC_PRESENT
(13)	(13)	(13) SIO_PWRBTN#
(14)	(14)	(14) SIO_SLP_S#
(15)	(15)	(15) SIO_SLP_S3#
(16)	(16)	(16) +1.5V_SUS_CPU
(17)	(17)	(17) RUN_ON
(18)	(18)	(18) +0.75V_DDR_VTT, +5V_RUN, +3.3V_RUN, +1.5V_RUN
(19)	(19)	(19) +1.8V_RUN
(20)	(20)	(20) +1.05V_VTT, +1.05V_VTT_PWRGD
(21)	(21)	(21) +VCCSA, +VCCSA_PWRGD
(22)	(22)	(22) dGPU_PWR_EN
(23)	(23)	(23) +3.3V_GFX, +1.05V_GFX
(24)	(24)	(24) +VCC_GFX_CORE
(25)	(25)	(25) DGFX_VR_PWGD
(26)	(26)	(26) +1.8V_GFX, +1.5V_GFX
(27)	(20)	(27) dGPU_PWRON
(28)	(28)	(28) HWPG
(29)	(22)	(29) IMVP_VR_ON
(30)	(30)	(30) +VCC_CORE, +VCC_IGPU_CORE
(31)	(24)	(31) EC_PWRON
(32)	(25)	(32) SYS_PWROK
(33)	(26)	(33) PM_DRAM_PWRGD
(34)	(27)	(34) CLK_CPU_BCLKM, CLK_CPU_BCLKP
(35)	(28)	(35) H_PWRGOOD
(36)	(29)	(36) PLTRST#(PCI_PLTRST#)

GM6C_MLK_DIS Power on Timing(BATTERY MODE)



 Quanta Computer Inc. PROJECT : GM6C MLK DIS		
Size	Document Number	Rev
POWER SEQUENCE(DIS)		1A
Date	Friday, January 07, 2011	Sheet 07 of 09

GM6C_MLK_UMA Power on Timing(BATTERY MODE)



GM6C_MLK_OPTIMUS Power on Timing(BATTERY MODE)

