

Compal Confidential


NEW70 / 80 / 90 / 50 <LA-5892P> M/B Schematics Document

Intel Arrandale Processor with DDRIII + IbeX Peak-M

2010-01-21

REV: 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title Cover Page		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Custom	NEW70 M/B LA-5892P Schematic	1.0
				Date:	Thursday, January 21, 2010	Sheet 1 of 49



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				NEW70 M/B LA-5892P Schematic	Rev 1.0
				Date: Thursday, January 21, 2010	Sheet 2 of 49

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	ON	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail for PCH	ON	OFF	OFF
+1.05VS_VTT	1.05V switched power rail (1.05 for AUB CPU)	ON	OFF	OFF
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+5V	5V power rail for PCH	ON	ON	ON
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

Ibex SM Bus address

Device	Address
Clock Generator (9LRS3199AKLFT, SLG8SP587)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Project ID / Board ID Table for EC-AD channel

Vcc	3.3V +/- 5%	Not Used				
Ra/Rc	100K +/- 5%	Not Used				
	Rb / Rd	VAD_BID min	VAD_BID typ	VAD_BID max	Board ID	Project ID
0	0	0 V	0 V	0 V	0.1	NEW70
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	0.2	NEW80
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	0.3	NEW90
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	1.0	
4	56K +/- 5%	1.036 V	1.185 V	1.264 V		
5	100K +/- 5%	1.453 V	1.650 V	1.759 V		
6	200K +/- 5%	1.935 V	2.200 V	2.341 V		
7	NC	2.500 V	3.300 V	3.300 V		


BTO Option Table	
BTO Item	BOM Structure
HDMI	HDMI@
3G	3G@
9050@	NEW90 / NEW50
7080@	NEW70 / NEW80

BOM Config

USB Port Table

USB 2.0	USB 1.1	Port	4 External USB Port	3 External USB Port	
EHCI1	UHCI0	0	Ext1 USB	Ext1 USB	
		1	Ext3 HS USB	Ext3 HS USB	
		2	Ext2 USB	Ext2 USB	
	UHCI1	3			
		4			
		5			
		6			
7					
EHCI2	UHCI4	8	Camera	Camera	
		9	Card Reader	Card Reader	
	UHCI5	10	SIM CARD	SIM CARD	
		11	Blue Tooth	Blue Tooth	
		12	1st Min-Card	1st Min-Card	
		13	2st Min-Card	2st Min-Card	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		Rev
Size	Document Number	Date		NEW70 M/B LA-5892P Schematic	1.0	
B	Thursday, January 21, 2010	Sheet	3	of	49	



eDP Signals Mapping

eDP Signal	PEG Singals	Lane Reversal
eDP_TX0	PEG HTX_C_GRX_P15	PEG HTX_C_GRX_P0
eDP_TX#0	PEG HTX_C_GRX_N15	PEG HTX_C_GRX_N0
eDP_TX1	PEG HTX_C_GRX_P14	PEG HTX_C_GRX_P1
eDP_TX#1	PEG HTX_C_GRX_N14	PEG HTX_C_GRX_N1
eDP_TX2	PEG HTX_C_GRX_P13	PEG HTX_C_GRX_P2
eDP_TX#2	PEG HTX_C_GRX_N13	PEG HTX_C_GRX_N2
eDP_TX3	PEG HTX_C_GRX_P12	PEG HTX_C_GRX_P3
eDP_TX#3	PEG HTX_C_GRX_N12	PEG HTX_C_GRX_N3
eDP_AUX	PEG GTX_C_HRX_P13	PEG GTX_C_HRX_P2
eDP_AUX#	PEG GTX_C_HRX_N13	PEG GTX_C_HRX_N2
eDP_HPD#	PEG GTX_C_HRX_P12	PEG GTX_C_HRX_P3

CFG0 - PCI-Express Configuration Select

*1:Single PEG
0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal




*1 :Normal Operation
0 :Lane Numbers Reversed
15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence

*1:Disabled; No Physical Display Port attached to Embedded Display Port
0:Enabled; An external Display Port device is connected to the Embedded Display Port



**Default

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	PROCESSOR (1/6) DMI,FDI,PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
Date:	Thursday, January 21, 2010	Sheet	4	Rev 1.0	



JTAG MAPPING

Scan Chain (Default)	STUFF -> R653, R657, R662 NO STUFF -> R655, R660
CPU Only	STUFF -> R653, R655 NO STUFF -> R657, R660, R662
GMCH Only	STUFF -> R660, R662 NO STUFF -> R653, R655, R657



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (2/6) CLK,JTAG	
Size	Document Number	Date		Rev	
B	NEW70 M/B LA-5892P Schematic	Thursday, January 21, 2010		1.0	
				Sheet	5 of 49

<10> DDR_A_D[0..63]
<10> DDR_A_DM[0..7]
<10> DDR_A_DQS[0..7]
<10> DDR_A_MA[0..15]

DDR A D0 A10
DDR A D1 C10
DDR A D2 C7
DDR A D3 A7
DDR A D4 B10
DDR A D5 D10
DDR A D6 E10
DDR A D7 A8
DDR A D8 D8
DDR A D9 F10
DDR A D10 E2
DDR A D11 SA_DQ[10]
DDR A D12 E9
DDR A D13 B7
DDR A D14 E7
DDR A D15 C6
DDR A D16 H3
DDR A D17 G8
DDR A D18 K7
DDR A D19 J8
DDR A D20 G7
DDR A D21 G10
DDR A D22 J7
DDR A D23 J10
DDR A D24 L7
DDR A D25 M6
DDR A D26 M8
DDR A D27 L9
DDR A D28 L6
DDR A D29 K8
DDR A D30 SA_DQ[29]
DDR A D31 P9
DDR A D32 AH5
DDR A D33 AF5
DDR A D34 AK6
DDR A D35 AK7
DDR A D36 AF6
DDR A D37 AG5
DDR A D38 AJ7
DDR A D39 AJ6
DDR A D40 AJ10
DDR A D41 AJ9
DDR A D42 AL10
DDR A D43 AK12
DDR A D44 AK8
DDR A D45 AL7
DDR A D46 AK11
DDR A D47 AL8
DDR A D48 AN8
DDR A D49 AM10
DDR A D50 AR11
DDR A D51 AL11
DDR A D52 AM9
DDR A D53 AN9
DDR A D54 AT11
DDR A D55 AP12
DDR A D56 AM12
DDR A D57 AN12
DDR A D58 AM13
DDR A D59 AT14
DDR A D60 AT12
DDR A D61 AL13
DDR A D62 AR14
DDR A D63 AP14
SA_DQ[63]

DDR SYSTEM MEMORY A

SA_CK[0] AA6
SA_CK#0 AA7
SA_CK[1] Y6
SA_CK#1 Y5
SA_CKE[0] P7
SA_CKE[1] P6
SA_CS#0 CAE2
SA_CS#1 CAE8
SA_ODT[0] AD8
SA_ODT[1] AF9
SA_DM[0] B9
SA_DM[1] D7
SA_DM[2] LH7
SA_DM[3] M7
SA_DM[4] AG6
SA_DM[5] AM7
SA_DM[6] AN10
SA_DM[7] AN13
SA_DQS#0 C9
SA_DQS#1 C8
SA_DQS#2 C9
SA_DQS#3 CAH7
SA_DQS#4 CAK9
SA_DQS#5 CAP11
SA_DQS#6 CAP11
SA_DQS#7 CAT13
SA_DQS[0] C8
SA_DQS[1] F9
SA_DQS[2] LH9
SA_DQS[3] MH9
SA_DQS[4] AH8
SA_DQS[5] AK10
SA_DQS[6] AN11
SA_DQS[7] AR13
SA_MA[0] Y3
SA_MA[1] W1
SA_MA[2] AA8
SA_MA[3] AA3
SA_MA[4] V1
SA_MA[5] AA9
SA_MA[6] V8
SA_MA[7] T1
SA_MA[8] Y9
SA_MA[9] U6
SA_MA[10] AD4
SA_MA[11] T2
SA_MA[12] U3
SA_MA[13] AG8
SA_MA[14] T3
SA_MA[15] V9
DDR A CLK0 <10>
DDR A CLK0# <10>
DDR A CLK1 <10>
DDR A CLK1# <10>
DDR A CS0# <10>
DDR A CS1# <10>
DDR A ODT0 <10>
DDR A ODT1 <10>
DDR A DM0
DDR A DM1
DDR A DM2
DDR A DM3
DDR A DM4
DDR A DM5
DDR A DM6
DDR A DM7
DDR A DQS#0
DDR A DQS#1
DDR A DQS#2
DDR A DQS#3
DDR A DQS#4
DDR A DQS#5
DDR A DQS#6
DDR A DQS#7
DDR A DQS0
DDR A DQS1
DDR A DQS2
DDR A DQS3
DDR A DQS4
DDR A DQS5
DDR A DQS6
DDR A DQS7
DDR A MA0
DDR A MA1
DDR A MA2
DDR A MA3
DDR A MA4
DDR A MA5
DDR A MA6
DDR A MA7
DDR A MA8
DDR A MA9
DDR A MA10
DDR A MA11
DDR A MA12
DDR A MA13
DDR A MA14
DDR A MA15

IC_AUB_CFD_rPGA,R1P0
CONN@

<11> DDR_B_D[0..63]
<11> DDR_B_DM[0..7]
<11> DDR_B_DQS[0..7]
<11> DDR_B_MA[0..15]

DDR B D0 B5
DDR B D1 A5
DDR B D2 C3
DDR B D3 B3
DDR B D4 E4
DDR B D5 A6
DDR B D6 C4
DDR B D7 D4
DDR B D8 D1
DDR B D9 D2
DDR B D10 F2
DDR B D11 F1
DDR B D12 C2
DDR B D13 F5
DDR B D14 F3
DDR B D15 G4
DDR B D16 H6
DDR B D17 G2
DDR B D18 J6
DDR B D19 J3
DDR B D20 G1
DDR B D21 G5
DDR B D22 J2
DDR B D23 J1
DDR B D24 J5
DDR B D25 L3
DDR B D26 K2
DDR B D27 M1
DDR B D28 K5
DDR B D29 K4
DDR B D30 M4
DDR B D31 N5
DDR B D32 AG1
DDR B D33 AG1
DDR B D34 AJ3
DDR B D35 AK1
DDR B D36 AG4
DDR B D37 AG3
DDR B D38 AJ4
DDR B D39 AH4
DDR B D40 AK3
DDR B D41 AK4
DDR B D42 AM6
DDR B D43 AN2
DDR B D44 AK5
DDR B D45 AK2
DDR B D46 AM4
DDR B D47 AM3
DDR B D48 AP3
DDR B D49 AN5
DDR B D50 AT4
DDR B D51 AN6
DDR B D52 AN4
DDR B D53 AN3
DDR B D54 AT5
DDR B D55 AT6
DDR B D56 AN7
DDR B D57 AP6
DDR B D58 AP8
DDR B D59 AT9
DDR B D60 AT7
DDR B D61 AP9
DDR B D62 AR10
DDR B D63 AT10
SB_DQ[0]
SB_DQ[1]
SB_DQ[2]
SB_DQ[3]
SB_DQ[4]
SB_DQ[5]
SB_DQ[6]
SB_DQ[7]
SB_DQ[8]
SB_DQ[9]
SB_DQ[10]
SB_DQ[11]
SB_DQ[12]
SB_DQ[13]
SB_DQ[14]
SB_DQ[15]
SB_DQ[16]
SB_DQ[17]
SB_DQ[18]
SB_DQ[19]
SB_DQ[20]
SB_DQ[21]
SB_DQ[22]
SB_DQ[23]
SB_DQ[24]
SB_DQ[25]
SB_DQ[26]
SB_DQ[27]
SB_DQ[28]
SB_DQ[29]
SB_DQ[30]
SB_DQ[31]
SB_DQ[32]
SB_DQ[33]
SB_DQ[34]
SB_DQ[35]
SB_DQ[36]
SB_DQ[37]
SB_DQ[38]
SB_DQ[39]
SB_DQ[40]
SB_DQ[41]
SB_DQ[42]
SB_DQ[43]
SB_DQ[44]
SB_DQ[45]
SB_DQ[46]
SB_DQ[47]
SB_DQ[48]
SB_DQ[49]
SB_DQ[50]
SB_DQ[51]
SB_DQ[52]
SB_DQ[53]
SB_DQ[54]
SB_DQ[55]
SB_DQ[56]
SB_DQ[57]
SB_DQ[58]
SB_DQ[59]
SB_DQ[60]
SB_DQ[61]
SB_DQ[62]
SB_DQ[63]

DDR SYSTEM MEMORY - B

SB_CK[0] W8
SB_CK#0 W9
SB_CKE[0] M3
SB_CK[1] V7
SB_CK#1 V6
SB_CKE[1] M2
SB_CS#0 AB8
SB_CS#1 AD6
SB_ODT[0] AC7
SB_ODT[1] AD1
SB_DM[0] D4
SB_DM[1] E1
SB_DM[2] H3
SB_DM[3] K1
SB_DM[4] AH1
SB_DM[5] AL2
SB_DM[6] AR4
SB_DM[7] AT8
SB_DQS#0 D5
SB_DQS#1 E4
SB_DQS#2 D4
SB_DQS#3 L4
SB_DQS#4 AH2
SB_DQS#5 AR5
SB_DQS#6 AR8
SB_DQS#7
SB_DQS[0] C5
SB_DQS[1] E3
SB_DQS[2] H4
SB_DQS[3] M5
SB_DQS[4] AG2
SB_DQS[5] AP5
SB_DQS[6] AR7
SB_DQS[7]
SB_MA[0] U5
SB_MA[1] V2
SB_MA[2] T6
SB_MA[3] V3
SB_MA[4] B1
SB_MA[5] TR
SB_MA[6] R2
SB_MA[7] R6
SB_MA[8] R4
SB_MA[9] R5
SB_MA[10] AB5
SB_MA[11] P3
SB_MA[12] R3
SB_MA[13] AF7
SB_MA[14] P5
SB_MA[15] N1
DDR B CLK0 <11>
DDR B CLK0# <11>
DDR B CLK1 <11>
DDR B CLK1# <11>
DDR B CS0# <11>
DDR B CS1# <11>
DDR B ODT0 <11>
DDR B ODT1 <11>
DDR B DM0
DDR B DM1
DDR B DM2
DDR B DM3
DDR B DM4
DDR B DM5
DDR B DM6
DDR B DM7
DDR B DQS#0
DDR B DQS#1
DDR B DQS#2
DDR B DQS#3
DDR B DQS#4
DDR B DQS#5
DDR B DQS#6
DDR B DQS#7
DDR B DQS0
DDR B DQS1
DDR B DQS2
DDR B DQS3
DDR B DQS4
DDR B DQS5
DDR B DQS6
DDR B DQS7
DDR B MA0
DDR B MA1
DDR B MA2
DDR B MA3
DDR B MA4
DDR B MA5
DDR B MA6
DDR B MA7
DDR B MA8
DDR B MA9
DDR B MA10
DDR B MA11
DDR B MA12
DDR B MA13
DDR B MA14
DDR B MA15

IC_AUB_CFD_rPGA,R1P0
CONN@

<10> DDR_A_BS0
<10> DDR_A_BS1
<10> DDR_A_BS2

DDR A BS0 AC3
DDR A BS1 AB2
DDR A BS2 U7
SA_BS[0]
SA_BS[1]
SA_BS[2]

<10> DDR_A_CAS#
<10> DDR_A_RAS#
<10> DDR_A_WE#

DDR A CAS# AE1C
DDR A RAS# AB3C
DDR A WE# AE9C
SA_CAS#
SA_RAS#
SA_WE#



<11> DDR_B_BS0
<11> DDR_B_BS1
<11> DDR_B_BS2

DDR B BS0 AB1
DDR B BS1 W5
DDR B BS2 R7
SB_BS[0]
SB_BS[1]
SB_BS[2]

<11> DDR_B_CAS#
<11> DDR_B_RAS#
<11> DDR_B_WE#

DDR B CAS# AC5C
DDR B RAS# Y7C
DDR B WE# AC6C
SB_CAS#
SB_RAS#
SB_WE#

Table with 4 columns: Security Classification, Compal Secret Data, Issued Date, Deciphered Date, Title, Size, Date. Includes text: Processor (3/6) DDRIII, NEW70 M/B LA-5892P Schematic, Thursday, January 21, 2010, Sheet 6 of 49.




VTT Rail
 Aurburdale +1.1VS_VTT=1.05V
 Clarkfield +1.1VS_VTT=1.1V

	C, uF	ESR, mohm	Stuffing Option
+CPU-CORE Decoupling	4X470uF	4m ohm/4	2X470uF
SPCAP, Polymer	16X22uF	3m ohm/12	
MLCC 0805 X5R	16X10uF	3m ohm/16	


IC_AUB_CFD_PGA_R1P0
 CONN@

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title
				PROCESSOR (4/6) PWR, Bypass
				Size Document Number
				NEW70 M/B LA-5892P Schematic
				Date: Thursday, January 21, 2010 Sheet 7 of 49




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (5/6) PWR	
Size	Document Number	Customer		Rev	
	NEW70 M/B LA-5892P Schematic			1.0	
Date:	Thursday, January 21, 2010	Sheet	8	of 49	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title PROCESSOR (6/6) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer	Document Number NEW70 M/B LA-5892P Schematic
Date:	Thursday, January 21, 2010	Sheet	9	of	49



Layout Note:
Place near JDIMM1








Layout Note:
Place near JDIMM1.203 & JDIMM1.204



**DDR3 SO-DIMM A
Change to Reverse Type
8mm High**


Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Documnt Number
				NEW70	MB LA-5892P Schematic
Date:	Thursday, January 21, 2010	Sheet	10	of	49

- <6> DDR_B_DQS#[0..7]
- <6> DDR_B_D[0..63]
- <6> DDR_B_DM[0..7]
- <6> DDR_B_DQS[0..7]
- <6> DDR_B_MA[0..15]




Layout Note:
Place near JDIMM2

Layout Note: Place these 4 Caps near Command and Control signals of DIMMB






Layout Note:
Place near JDIMM2.203 & JDIMM2.204





DDR3 SO-DIMM B Reverse Type 4mm High

Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title DDR3 SO-DIMM B Reverse Type 4mm High DDR3 SO-DIMM B Reverse Type 4mm High NEW70 M/B LA-5892P Schematic			Size	Rev 1.0
Date: Thursday, January 21, 2010 Sheet 11 of 49				








Clock Generator

IDT: 9LRS3199AKLFT, SA00003P00
 SILEGO: SLG8SP587V(WF), SA00002XY10
 Low Power:
 IDT: 9LVS3199AKLFT, SA00003HR00
 Realtek: RTM890N-631-GRT, SA00003HQ00




PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz







If GPIO33 pull down, ME will not working. For factory update ME, pull down resistor pull under door.

GPIO33 has a weak internal pull-up
NOTE: Asserting the GPIO33 low on the rising edge of PWROK will also halt Intel Management Engine after chipset bringup and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.




20090923 Update
2008 Intel MOW36/MOW50
TDO:
Reserved on ES1 Sample
Mount R516, R517 on ES2 Sample
MP mount R689, R690, R691, R692 and remove others




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	NEW70 M/B LA-5892P Schematic
				Date	Thursday, January 21, 2010
				Sheet	13 of 49

For PCIE LAN




For Wireless LAN









2/10 PCIE7, PCIE8 not support on HM55


For PCIE LAN





For Wireless LAN



1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP



6/9 MOW23 Request add 25MHz crystal supporting Integrated Graphics




Board ID

	LOW	HIGH
ID1	A & B	C test
GPIO65	A & B	C test

PROJECT ID




ID2	ID1	ID0	PROJECT
GPIO21	GPIO65	GPIO66	
0	0	0	NEW70
0	0	1	NEW80
0	1	0	NEW90
0	1	1	
1	0	0	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (2/9) PCIE, SMBUS, CLK	
Size	Document Number	Date	Thursday, January 21, 2010	Sheet	14 of 49
Customer	NEW70 M/B LA-5892P Schematic	Rev	1.0		

<4> DMI_HTX_PRX_N[0..3] → DMI_HTX_PRX_N[0..3]
 <4> DMI_HTX_PRX_P[0..3] → DMI_HTX_PRX_P[0..3]
 <4> DMI_PTX_HRX_N[0..3] → DMI_PTX_HRX_N[0..3]
 <4> DMI_PTX_HRX_P[0..3] → DMI_PTX_HRX_P[0..3]

<4> H_FDI_TXN[0..7] → H_FDI_TXN[0..7]
 <4> H_FDI_TXP[0..7] → H_FDI_TXP[0..7]







U4C
 REV1.0
 DMI
 FDI

DMI0RXN
 DMI1RXN
 DMI2RXN
 DMI3RXN
 DMI0RXP
 DMI1RXP
 DMI2RXP
 DMI3RXP
 DMI0TXN
 DMI1TXN
 DMI2TXN
 DMI3TXN
 DMI0TXP
 DMI1TXP
 DMI2TXP
 DMI3TXP
 SYS_RESET#
 SYS_PWROK
 PWROK
 MEPWROK
 LAN_RST#
 DRAMPWROK
 RSMRST#
 SUS_PWR_ACK
 PBTN_OUT#
 ACPRESENT / GPIO31
 BATLOW# / GPIO72
 R#


BA18
 BH17
 BD16
 BJ16
 BA16
 BE14
 BA14
 BC12
 BB18
 BE17
 BC16
 BG16
 AW16
 BD14
 BB14
 BD12
 BU14
 BE13
 BH13
 BJ12
 BG14
 WAKE#
 CLKRUN# / GPIO32
 SUS_STAT# / GPIO61
 SUSCLK / GPIO62
 SLP_S5# / GPIO63
 SLP_S4#
 SLP_S3#
 SLP_M#
 TP23
 PMSYNCH
 SLP_LAN# / GPIO29

H_FDI_TXN0
 H_FDI_TXN1
 H_FDI_TXN2
 H_FDI_TXN3
 H_FDI_TXN4
 H_FDI_TXN5
 H_FDI_TXN6
 H_FDI_TXN7
 H_FDI_TXP0
 H_FDI_TXP1
 H_FDI_TXP2
 H_FDI_TXP3
 H_FDI_TXP4
 H_FDI_TXP5
 H_FDI_TXP6
 H_FDI_TXP7
 H_FDI_INT <4>
 H_FDI_FSYNC0 <4>
 H_FDI_FSYNC1 <4>
 H_FDI_LSYNC0 <4>
 H_FDI_LSYNC1 <4>




**Not used Integrated LAN,
 connecting LAN_RST# to GND**







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (3/9) DMI, FDI, PM	
Size	Document Number	Customer		Rev	
	NEW70 M/B LA-5892P Schematic			1.0	
Date:	Thursday, January 21, 2010	Sheet	15	of 49	



32.768KHZ ouput for remove EC crystal
 20091103



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (4/9) LVDS, CRT, DPI	
Size	Document Number	Date		Rev	1.0
Customer	NEW70 M/B LA-5892P Schematic	Thursday, January 21, 2010		Sheet	16 of 49





Intel Anti-Theft Technology	
NV_ALE	High=Enabled Low=Disable(floating) *
DMI Termination Voltage	
NV_CLE	Set to Vcc when HIGH Set to Vss when LOW

NV_ALE Enable Intel Anti-Theft Technology : 8.2K PU to +3VS

Disable Intel Anti-Theft Technology : floating(internal PD)

NV_CLE DMI termination voltage. weak internal PU, don't PD




OC[0..3] use for EHCI 1

OC[4..7] use for EHCI 2




PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI



Security Classification		Compal Secret Data	
Issued Date	2009/08/01	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title PCH (5/9) PCI, USB, VRAM			
Size	Document Number	Rev	
Customer	NEW70 M/B LA-5892P Schematic	1.0	
Date:	Thursday, January 21, 2010	Sheet	17 of 49



GPIO27 (Have internal Pull-High)
High: VCCVRM VR Enable
Low: VCCVRM VR Disable

High: CRT Plugged
CRT_DET

GPIO27
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
* H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable

GPIO8
This signal has a weak internal pull up
can't Pull low

GPIO15
Intel ME Crypto Transport Layer Security (TLS) chiper suite with no confidentiality
*
Intel ME Crypto Transport Layer Security (TLS) chiper suite with confidentiality
It have weak internal PU 20K

- ✕ A4 VSS_NCTF_1
- ✕ A49 VSS_NCTF_2
- ✕ A5 VSS_NCTF_3
- ✕ A50 VSS_NCTF_4
- ✕ A52 VSS_NCTF_5
- ✕ A53 VSS_NCTF_6
- ✕ B2 VSS_NCTF_7
- ✕ B4 VSS_NCTF_8
- ✕ B52 VSS_NCTF_9
- ✕ B53 VSS_NCTF_10
- ✕ BE1 VSS_NCTF_11
- ✕ BE53 VSS_NCTF_12
- ✕ BF1 VSS_NCTF_13
- ✕ BF53 VSS_NCTF_14
- ✕ BH1 VSS_NCTF_15
- ✕ BH2 VSS_NCTF_16
- ✕ BH52 VSS_NCTF_17
- ✕ BH53 VSS_NCTF_18
- ✕ BJ1 VSS_NCTF_19
- ✕ BJ2 VSS_NCTF_20
- ✕ BJ4 VSS_NCTF_21
- ✕ BJ49 VSS_NCTF_22
- ✕ BJ5 VSS_NCTF_23
- ✕ BJ50 VSS_NCTF_24
- ✕ BJ52 VSS_NCTF_25
- ✕ BJ53 VSS_NCTF_26
- ✕ D1 VSS_NCTF_27
- ✕ D2 VSS_NCTF_28
- ✕ D53 VSS_NCTF_29
- ✕ E1 VSS_NCTF_30
- ✕ E53 VSS_NCTF_31

IBEXPEAK-M_FCBGA107
<BOM Structure>


REV1.0

(Have internal PD, Do not pull high)

INIT3_3V
This signal has weak internal PU, can't pull low


WW46 Platform/Design Updates
2008/11/17 54.9 1% ->56 5%

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	PCH (6/9) GPIO, CPU, MISC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	NEW70 M/B LA-5892P Schematic
				Date:	Thursday, January 21, 2010
				Sheet	18 of 49
				Rev	1.0







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
				PCH (7/9) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	1.0
Customer	NEW70 M/B LA-5892P Schematic				
Date:	Thursday, January 21, 2010	Sheet	19	of	49

T22 PAD
1.1V_S_VCCACLK
DG 1.6 (Page 329)
Have Internal VRM



All IbeX Peak-M Power rails with netnames +1.1VS and +1.1V rails are actually +1.05VS and +1.05V rails



POWER

- 52mA VCCACLK[1]
- 344mA VCCACLK[2]
- VCCLAN[1]
- VCCLAN[2]
- 1998mA DCPSUSBYP
- VCCME[1]
- VCCME[2]
- VCCME[3]
- VCCME[4]
- VCCME[5]
- VCCME[6]
- VCCME[7]
- VCCME[8]
- VCCME[9]
- VCCME[10]
- VCCME[11]
- VCCME[12]
- >1mA V5REF_SUS
- >1mA V5REF
- 357mA VCC3_3[8]
- VCC3_3[9]
- VCC3_3[10]
- VCC3_3[11]
- VCC3_3[12]
- VCC3_3[13]
- 32mA VCCSATAPLL[1]
- VCCSATAPLL[2]
- VCCIO[9]
- VCCVRM[4]
- VCCIO[10]
- VCCIO[11]
- VCCIO[12]
- VCCIO[13]
- VCCIO[14]
- VCCIO[15]
- VCCIO[16]
- VCCIO[17]
- VCCIO[18]
- VCCIO[19]
- VCCIO[20]
- > 1mA V_CPU_IO[1]
- V_CPU_IO[2]
- 2mA VCCRTC
- 6mA VCCSUSHDA

POWER

- REV1.0
- VCCIO[5]
- VCCIO[6]
- VCCIO[7]
- VCCIO[8]
- VCCSUS3_3[1]
- VCCSUS3_3[2]
- VCCSUS3_3[3]
- VCCSUS3_3[4]
- VCCSUS3_3[5]
- VCCSUS3_3[6]
- VCCSUS3_3[7]
- VCCSUS3_3[8]
- VCCSUS3_3[9]
- VCCSUS3_3[10]
- VCCSUS3_3[11]
- VCCSUS3_3[12]
- VCCSUS3_3[13]
- VCCSUS3_3[14]
- VCCSUS3_3[15]
- VCCSUS3_3[16]
- VCCSUS3_3[17]
- VCCSUS3_3[18]
- VCCSUS3_3[19]
- VCCSUS3_3[20]
- VCCSUS3_3[21]
- VCCSUS3_3[22]
- VCCSUS3_3[23]
- VCCSUS3_3[24]
- VCCSUS3_3[25]
- VCCSUS3_3[26]
- VCCSUS3_3[27]
- VCCSUS3_3[28]
- VCCIO[56]
- V5REF
- VCC3_3[8]
- VCC3_3[9]
- VCC3_3[10]
- VCC3_3[11]
- VCC3_3[12]
- VCC3_3[13]
- VCC3_3[14]
- VCCSATAPLL[1]
- VCCSATAPLL[2]
- VCCIO[9]
- VCCVRM[4]
- VCCIO[10]
- VCCIO[11]
- VCCIO[12]
- VCCIO[13]
- VCCIO[14]
- VCCIO[15]
- VCCIO[16]
- VCCIO[17]
- VCCIO[18]
- VCCIO[19]
- VCCIO[20]
- VCCME[13]
- VCCME[14]
- VCCME[15]
- VCCME[16]
- VCCRTC
- VCCSUSHDA

Clock and Miscellaneous

USB

PCI/GPIO/LPC

















SATA

PCI/GPIO/LPC

CPU

RTC



HDA



Security Classification		Compal Secret Data	
Issued Date	2009/08/01	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title: PCH (8/9) PWR			
Size	Document Number	Rev	
Customer	NEW70 M/B LA-5892P Schematic	1.0	
Date:	Thursday, January 21, 2010	Sheet	20 of 49



PCH XDP Port






REV1.0

IBEXPEAK-M_FCBGA107
-BOM Structure-


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS & PCH XDP Port	
Size	Document Number	Customer		Rev	
	NEW70 M/B LA-5892P Schematic	Date:		Thursday, January 21, 2010	
				Sheet 21 of 49	




LED PANEL Conn.








Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title		
				LVDS Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	NEW70 M/B LA-5892P Schematic	1.0
				Date:	Thursday, January 21, 2010	Sheet 22 of 49






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				NEW70 M/B LA-5892P Schematic		
				Date:	Thursday, January 21, 2010	Sheet 23 of 49






CG0	CG1	CG2	Swing	Pre-amp	Slew-rate
0	0	0	450	0	0
0	0	1	420	0	-3db
0	1	0	450	0	-3db (default)
0	1	1	460	0	-4db
1	0	0	340	0	0
1	0	1	400	2db	0
1	1	0	400	2db	0
1	1	1	420	0	0




EQ0	EQ1	Equalization
0	0	12dB
0	1	9dB
1	0	6dB
1	1	3dB (default)






Security Classification		Compal Secret Data		Title		
Issued Date	2009/5/12	Deciphered Date	2010/04/15	HDD & ODD & Screw Hole		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				Date: Thursday, January 21, 2010	Sheet 25	of 49




To 3G / GPS Module Connect






Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

FAN1 Conn






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/5/12	Deciphered Date	2007/12/25	Title		
				MINI CARD (WLAN & 3G)/FAN		
Size B		Document Number		Date		Rev
NEW70 M/B LA-5892P Schematic				Thursday, January 21, 2010		1.0
				Sheet 26 of 49		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



	SPROM_CLK (EECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1





Security Classification	Compal Secret Data	
Issued Date	2008/08/10	Deciphered Date
		2009/08/10

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Compal Electronics, Inc.			
Broadcom BCM57780			
Title	NEW70 M/B LA-5892P Schematic		
Size	Document Number	Rev	1.0
Date:	Thursday, January 21, 2010	Sheet	27 of 49

LAN Connector





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Magnetic & RJ45	
Size	Document Number	NEW70 M/B LA-5892P Schematic		Rev	1.0
Date:	Thursday, January 21, 2010	Sheet	28	of	49


Card Reader Conn.




Bluetooth Conn.




USB/B Conn. (Port 0,2)



Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title NEW CARD & eSATA Connector			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number NEW70 M/B LA-5892P Schematic	Rev 1.0	Date: Thursday, January 21, 2010
				Sheet 29 of 49			






Analog Board ID definition, Please see page 3.



1. Use crystal X2, remove R13.
2. Use PCH_SUSCLK, remove X1.
20091103

Table with 4 columns: Security Classification, Compal Secret Data, Title, and Document Number. It includes fields for Issued Date (2009/4/15), Deciphered Date (2010/04/15), and Title (Compal Electronics, Inc. EC ENE KB926).


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




ENE suggestion SPI Frequency over 66MHz
 SST: 50MHz
 MXIC: 70MHz
 ST: 40MHz

To BTN/B Conn.


	KSO0	KSO3
KSI1	WL_BTN#	Program_BTN#
KSI2	T/P lock_BTN#	
KSI3	Back up_BTN#	Volum up_BTN#
KSI4	BT_BTN#	Volum down_BTN#
KSI5	Power save_BTN#	




D15
change to SC600000B00




Pin define modify
20090917






NEW70 7 80
R619/R621 to 2.2Kohm
R620/R622 to 3.9kohm
20091116





For NEW60 ACIN LED control
20091110



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<Title>		
				Size B	Document Number	Rev
				Date:	Thursday, January 21, 2010	Sheet 32 of 49





HD Audio Codec





Security Classification		Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	HD Audio Codec ALC271X/272X	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	NEW70 M/B LA-5892P Schematic
				Date	Thursday, January 21, 2010
				Sheet	33 of 49
				Rev	1.0

GAIN0	GAIN1	AV (L, R)	R1
0	0	6dB	90k
0	1	10dB	70k
1	0	15.6dB	45k
1	1	21.6dB	25k




www.rosefix.com





Int. Speaker Conn.



Security Classification		Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Amplifier & Audio Jack	
Size	Document Number	Date	Thursday, January 21, 2010	Customer	NEW70 M/B LA-5892P Schematic
				Rev	1.0
				Sheet	34 of 49




+3VALW TO +3VS





For EMI 200911092130

For LAM Common mode noise 200911102330





+1.5V to +1.5VS






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title	
				DC Interface	
Size	Document Number			Rev	
B	NEW70 M/B LA-5892P Schematic			1.0	
Date:	Thursday, January 21, 2010	Sheet	35	of 49	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Vin Dectector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V






PH1 under CPU botten side :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP	
Size	Document Number	Rev		1.0	
Custom	NALGO	Date:		Thursday, January 21, 2010	
Sheet		37		of 49	



For +5VALWP
 Power Budget=8.8A, Ipeak=7A, I max=4.9A
 Fsw=300KHz by RT8206 setting.
 $\Delta I=2.61A$, $1/2\Delta I=1.306A$
 $5\mu A * PR344 = 10 * I_{ocpmin} * 18m\Omega * 1.3$
 $\Rightarrow PR344 = 397K\Omega \sim 402K\Omega$

$5\mu A * 402K = 10 * I_{LIMmin} * 18m\Omega * 1.3$
 $I_{LIMmin} = 8.589A$
 $5\mu A * 402K = 10 * I_{LIMmax} * 15m\Omega * 1.1$
 $I_{LIMmax} = 12.181A$
 $I_{ocp} = 9.89A \sim 13.48A$

For +3VALWP
 Power Budget=4.72A, Ipeak=4.72A, I max=4A
 $I_{ocpmin} = 4.72 * 1.2 = 5.664 \sim 5.7A$
 $Fsw = 375KHz$, $\Delta I = 1.547A$, $1/2\Delta I = 0.773A$
 $5\mu A * PR345 = 10 * I_{ocpmin} * R_{sdsonmax} * 1.3$
 $5\mu A * PR345 = 10 * 5.7A * 18m\Omega * 1.3$
 $PR345 = 266.76K \sim 267K$


$5\mu A * 267K\Omega = 10 * I_{LIMmin} * 18m\Omega * 1.3$
 $I_{LIMmin} = 5.705A$
 $5\mu A * 267K\Omega = 10 * I_{LIMmax} * 15m\Omega * 1.1$
 $I_{LIMmax} = 8.09A$
 $I_{ocp} = 6.47A \sim 8.86A$

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2009/02/04	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size Custom	Document Number	MB Schematic		Rev 1.0
Date:	Thursday, January 21, 2010	Sheet	38	of 49

Iada=0~4.74A (90W/19V=4.737A)
 Iada=0~3.42A (90W/19V=3.421A)

CP mode
 $I_{input} = (1/0.02) * (0.05 * V_{ac1m} / 2.39 + 0.05)$
 where $V_{ac1m} = 1.502V$, $I_{input} = 4.07A$

CV mode
 $CC = 35\% * I_{ada}$; $CP = 4.07A$
 $CC = 35\% * I_{ada}$; $CP = 2.91A$



CP mode
 $I_{input} = (1/0.02) * (0.05 * V_{ac1m} / 2.39 + 0.05)$
 where $V_{ac1m} = 1.502V$, $I_{input} = 4.07A$


CC=0.6~4.48A
 $I_{REF} = 0.7224 * I_{charge}$
 $K_i = 0.7224$
 $I_{REF} = 0.43V \sim 3.24V$

K_i
 $V_{ch1m} = I_{ref} * (PR374 / (PR372 + PR374))$
 $= I_{ref} * (100K / (80.6K + 100K))$
 $= I_{ref} * 0.5537$
 $I_{charge} = (165mV / PR369) * (V_{ch1m} / 3.3V)$
 $= (165m / 20m) * (1/3.3V) * I_{ref} * 0.5537$
 $= 1.3842 * I_{ref}$
 $I_{ref} = 0.7224 * I_{charge} \Rightarrow K_i = 0.7224$

K_v
 $R_{internal} = 514K$ $R_{ec} = 3K$ $R_1 = PR379 = 15.4K$ $R_2 = PR381 = 31.6K$
 $R = 514K // 31.6K // (15.4K + 3K) = 11.372K$
 $r = 514K // 514K // 31.6K = 28.14K$
 $V_{oc1} = 0.175 * V_{adj} + 3.99V$
 $4.2V = 0.175 * V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$
 $V_{adj} = V_{ref} * (R / (R + 514K)) + CALIBRATE * (r / (r + 514K))$
 $1.1483 = CALIBRATE * 0.6046 \Rightarrow CALIBRATE = 1.899$
 $1.899 = (4.2 - (V_{oc1} + 0.175)) * K_v \Rightarrow K_v = (4.2 - (4.2 + 0.175)) * K_v$
 $A = V_{ref} * (R / (R + 514K)) = 0.052$
 $K_v = 9.451$

LI-3S : 13.5V --- BATT-OVP = 1.5012V
 $BATT-OVP = 0.1112 * V_{MB}$
 Per cell = 3.5V

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V




ACIN

Precharge detector			
	Min.	typ.	Max.
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V

BATT ONLY

Precharge detector			
	Min.	typ.	Max.
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PRECHARGE
Size Custom			Document Number	Rev
			NALGO	1.0
Date: Thursday, January 21, 2010			Sheet	40 of 49




<30,35,39,43> SUSP#

<35> SUSP

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title +1.8VSP/+0.75VSP	
Size	Document Number	Rev		1.0
Custom	NALGO			
Date:	Thursday, January 21, 2010	Sheet	41	of 49

EN_PSV
 1. GND=>Disable SMPS
 2. FLOAT=>PWM_only mode
 3. HIGH=>Auto_skip mode


Because +1.5VSP has 17.74A power budget, it includes DDR3, VGA chip, VRAM, so must use molding choke.



$V_{FB} = 0.75V$
 $V_o = V_{FB} * (1 + PR418/PR419) = 1.52V$
 $Freq = 282KHz (min), 300KHz (typ)$
 $C_{esr} = 15m\ ohm$
 $I_{peak} = 15.82A$
 $I_{ocpmin} = 18.98A$
 $\Delta I = ((19 - 1.5) * (1.5/19)) / (L * Freq) = 4.899A$
 $1/2 \Delta I = 2.449A$
 $I_{ocp} = 18.09A - 29.13A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5VP	
Size	Document Number	Rev		1.0	
Custom	NALGO	Date:		Thursday, January 21, 2010	
Sheet		42		of 49	

www.rosefix.com



$F_{sw} = 1 / (PR470 * K) = 231\text{KHz}$,
 $K = 75 * 10^{-12}$
 $+1.05VSP_VTT$
 $I_{peak} = 25\text{A}$
 $I_{max} = 17.5\text{A}$
 $R_{sen} (PR467) = 2.2\text{K}$
 $I_{ocp} = 30.96\text{A} \sim 42.37\text{A}$
 $V_o = V_r * ((PR472 + PR476) / PR476)$
 $= 0.6 * ((5.11\text{K} + 6.49\text{K}) / 6.49\text{K})$
 1.07V


Layout Note:
Close IC

Layout Note:
Close IC

Material Note:
330uF/9 mΩ, number
are 3, Power 1, HW 2

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/4/15	Deciphered Date	2010/04/15	Title +1.1VS_VTTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom NALGO
Date: Thursday, January 21, 2010				Rev 1.0
Sheet 43 of 49				

Intel Aburndale CPU(Integrate Graphics) Ipeak=22A Imax=15A
 OCP calculation : Assume DCR=1.1m ohm
 $G1=Rn/(Rn+Rsum)=0.617$
 where $Rn=PR277 // (PR274+PH3)=5.875k\ ohm$
 $Rsum=PR269=3.65k\ ohm$
 $LL=2*Rdroop*G1*DCR/Ri=6.96m\ V/A$
 where $Rdroop=PR271=8.66k\ ohm$, $Ri=PR283=1.69k\ ohm$
 $Iocp=OCP\ Threshold*Rdroop/LL=24.89A$




2009-1214 common circuit modify.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/4/15	Deciphered Date	2010/04/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C Document Number NALGO Date: Thursday, January 21, 2010
				Rev 1.0 Sheet 44 of 49

PH0	PH1	# of PH
0	1	2
1	1	3

	HFM_VID	HFM_Icc	LL	Icc_TDC	Icc_Dyn
Auburndale 45W	1.075	50	1.9m	37	35
Auburndale 35W	0.975	38	1.9m	29	27
Clarksfield SV	0.95	51	1.9m	38	39
Clarksfield XE	0.95	65	TBD	48	TBD

ADP3212MNR2G_QFN48_7X7



Avoid high dV/dt

Connect to input caps

Place PH1 close to PHASE 1 inductor on the same layer

EMI request to mount the caps. (2009-1109)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Arrandale CPU of UMA SKU only use 1 LS MOS	Arrandale CPU of UMA SKU only use 1 LS MOS	0.1	45	1 pop PQ87, PQ90, un-pop PQ86. 2 Delete PQ89, PQ93 SB00000GL00(S TR TPCA8028-H 1N SOP ADVANCE 4 PC A false)	2009-1019	to DVT
2	BOM unique.	In order to BOM unique for 1SS355, re-link PD8.	0.1	38	Change PD8 from SC1SS355003 to SC100001K00	2009-1019	to DVT
3	CIS link error.	CIS link error.	0.1	45	Change PR500 from SD028100A00(S RES I/16W I0 +-5% 0402) to SD028100A80(S RES 1/16W 10 +-5% 0402)	2009-1019	to DVT
4	BOM unique.	BOM unique.	0.1	39	Change PC265 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-1019	to DVT
5	BOM unique.	BOM unique.	0.1	41	Change PC284 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-1019	to DVT
6	BOM unique.	BOM unique.	0.1	45	Change PC350 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-1019	to DVT
7	BOM unique.	BOM unique.	0.1	38	Change PC225/PC227 from SE153106K80(S CER CAP 10U 25V K X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)	2009-1019	to DVT
8	BOM unique.	BOM unique.	0.1	45	Change PC339/PC341 from SE153106K80(S CER CAP 10U 25V K X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)	2009-1019	to DVT
9	BOM unique.	BOM unique.	0.1	43	Change PQ83 from SB00000I900(S TR AON6704L IN DFN) to SB00000GL00(S TR TPCA8028-H 1N SOP)	2009-1019	to DVT
10	VIT Power rail command design.	VIT Power rail command design.	0.1	43	Delete PQ95 SB00000GL00(S TR TPCA8028-H 1N SOP)-X63826B011 Delete PQ95 SB00000I900(S TR AON6704L 1N DFN)-OTHERS	2009-1019	to DVT
11	Charger, EMI request.	EMI request to add a bead to replace Jump to PASS EMI test.	0.2	39	Add PL45 SM010018210(S SUPPRE_TAI-TECH HCB4532KF-800T90 1812)	2009-1105	to DVT
12	+VSBP, EMI request.	EMI request to add PC221/PC222 to PASS EMI test	0.2	37	Add PC221 SE000005Z80 S CER CAP .22U 25V K X7R 0603 Add PC222 SE042104K80 S CER CAP .1U 25V K X7R 0603	2009-1105	to DVT
13	+1.8VSP, BOM error.	+1.8VSP EN delete wrong. Must add PR401 and PC274 for SUSP# enable.	0.2	41	Add PR401 SD028220280 S RES I/16W 22K 0402 5% Add PC274 SE026474K80 S CER CAP 0.47U 16V K X7R 0603	2009-1105	to DVT
14	+1.5VP, EMI request.	EMI request add snubber for +1.5VP to PASS EMIU test.	0.2	42	Add PR415 SD001470B80 S RES I/4W 4.7 +-5% 1206 Add PC294 SE025681K80 S CER CAP 680P 50V K X7R 0603	2009-1105	to DVT
15	+1.5VP, EMI request.	EMI request add a small cap to reduce high Freq noise. EMI request change boost R to 2.2 ohm.	0.2	42	Add PC383 SE074561K80 S CER CAP 560P 50V K X7R 0402 Change PR414 from SD013000080 to SD013220B80	2009-1105	to DVT
16	+1.05VS_VTTP EMI request.	EMI request add two small cap to reduce high Freq noise.	0.2	43	Add PC384 SE074561K80 S CER CAP 560P 50V K X7R 0402 Add PC385 SE074561K80 S CER CAP 560P 50V K X7R 0402	2009-1105	to DVT
17	+1.05VS_VTTP EMI request.	EMI request add snubber for +1.05VS_VTTP to PASS EMIU test.	0.2	43	Add PR465 SD001470B80 S RES I/4W 4.7 +-5% 1206 Add PC332 SE024681J80 S CER CAP 680P 50V J NPO 0603	2009-1105	to DVT
18	+1.05VS_VTTP EMI request.	EMI request change boost R to 2.2 ohm.	0.2	43	Change PR461 from SD013000080 to SD013220B80	2009-1105	to DVT
19	+1.05VS_VTTP, HW request.	HW request to increase +1.05VS_VTTP voltage.	0.2	43	Change PR472 from SD034499180 to SD034649180.	2009-1105	to DVT
20	+GFX_COREP, EMI request.	EMI request add a small cap to reduce high Freq noise.	0.2	44	Add PC386 SE074561K80 S CER CAP 560P 50V K X7R 0402	2009-1105	to DVT
21	+GFX_COREP, EMI request.	EMI request add snubber for +1.05VS_VTTP to PASS EMIU test.	0.2	44	Add PR268 SD001470B80 S RES I/4W 4.7 +-5% 1206 Add PC199 SE024681J80 S CER CAP 680P 50V J NPO 0603	2009-1105	to DVT
22	+GFX_COREP, EMI request.	EMI request change boost R to 2.2 ohm.	0.2	44	Change PR266 from SD013000080 to SD013220B80	2009-1105	to DVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	
				Date:	Thursday, January 21, 2010
				Sheet	46 of 49
				Rev	1.0

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
24	+CPU_COREP, EMI request.	EMI request add a small cap to reduce high Freq noise.	0.2	45	Add PC387 SE074561K80 S CER CAP 560P 50V K X7R 0402	2009-1105	to DVT
25	+CPU_COREP, EMI request.	EMI request change boost R to 2.2 ohm.	0.2	45	Change PR498/PR509 from SD013000080 to SD013220B80	2009-1105	to DVT
26	+CPU_COREP, EMI request.	EMI request add snubber for +CPU_COREP to PASS EMIU test.	0.2	45	Add PR499/PR512 SD00I470B80 S RES 174W 4.7 +-5% 1206 Add PC347/PC359 SE024681J80 S CER CAP 680P 50V J NPO 0603	2009-1105	to DVT
27	+CPU_COREP, Transient Loadline issue.	LA5892 transient and loadline must change some value to meet intel spec.	0.2	45	Change PL40/PL41 from SH000005680 to SH0000012036BM00.	2009-1105	to DVT
28	+CPU_COREP, Transient Loadline issue.	LA5892 transient and loadline must change some value to meet intel spec.	0.2	45	Change PR524/PR525 from SD013120380 to SD013137380.	2009-1105	to DVT
29	+CPU_COREP, Transient Loadline issue.	LA5892 transient and loadline must change some value to meet intel spec.	0.2	45	Change PC362 from SE074391K80 S CER CAP 390P 50V K X7R 0402 to SE074561K80 S CER CAP 560P 50V K X7R 0402	2009-1105	to DVT
30	+CPU_COREP, Transient Loadline issue.	LA5892 transient and loadline must change some value to meet intel spec.	0.2	45	Change PR501 from SD034536180 S RES 5.36K 0402 1% to SD034549180 S RES 1/16W 5.49K 0402 1%	2009-1105	to DVT
31	+CPU_COREP, EMI request.	+CPU_COREP, EMI request.	0.3	45	Add PC388 SE074102K80 S CER CAP 1000P 50V K X7R 0402	2009-1113	to DVT
32	+CPU_COREP, EMI request.	+CPU_COREP, EMI request.	0.3	45	Add PC389 SE074222K80 S CER CAP 2200P 50V K X7R 0402 Add PC390 SE074561K80 S CER CAP 560P 50V K X7R 0402	2009-1113	to DVT
33	+CPU_COREP, cost issue.	Beucase SF000000G80 will cost uo, change to SF22004M210.'	0.3	45	Change PC343 from SF000000G80 to SF22004M210.	2009-1113	to DVT
34	+CPU_COREP, IMON issue.	Because Intel update IMON RC time constant, update PC348 to 0.068u to meet spec.	0.3	45	Change PC348 from SE076103K80 S CER CAP .01U 16V K X7R 0402 to SE000003J80 S CER CAP 0.068U 16V K X7R 0402	2009-1113	to DVT
35	+3V/+5V cost issue.	Because Nippon cost up thier OS-CON cap, so we change Nippon cap to Sanyo cap by sourcer request.	0.4	38	Change PC233/PC237 from SF22001M300 S ELE CAP 220U 6.3V M F60(6.3X5.7) PXC to SF22001M200 S ELE CAP 220U 6.3V M B C6 SVPC ESR15	2009-1118	to DVT
36	+1.05VS_VTTP issue.	HW request to increase +1.05VS_VTTP voltage.	0.4	43	Change PR472 from SD034649180 to SD034511180.	2009-1118	to DVT
37	+1.05VS_VTTP issue.	HW request to increase +1.05VS_VTTP voltage.	0.4	43	Chnage PR476 from SD034665180 to SD034649180.	2009-1118	to DVT
38	+0.75VSP power sequence issue.	HW request to adjust power sequence.	0.4	47	change PR409 from SD028000080 S RES 0 0402 5% to SD028200280 S RES 1/16W 20K 0402 5%.	2009-1118	to DVT
39	+1.05VS_VTTP issue.	+1.05VS_VTTP choke unique to +1.5VP.	0.4	43	Change PL38 from SH000008V80 S COIL 1UH +-20% PCMB103E-1R0MS 20A to SH000009U00 S COIL 1UH +-20% FDUE1040D-1R0M=P3 21.3A	2009-1118	to DVT
40	+1.05VS_VTTP 2nd source issue.	In order to phase in 2nd source, change ISL6268 to APW7138.	0.5	43	Change PU26 from SA00001HT80 S IC ISL6268CAZ-T SSoP 16P to PU999 SA000020600 S IC APW7138NITRL SSOP 16P	2009-1208	to PVT
41	+1.05VS_VTTP 2nd source issue.	APW7138 needn't pop PC335.	0.5	43	Delete PC335 SE075103K80 S CER CAP .01U 25V K X7R 0402 and change location to PC999.	2009-1208	to PVT
42	HDD LED flash issue.	HDD LED will flash when plug in adapter, because +3VS rise a little. HW request add PC224 to solve it.	0.5	37	Add PC224 SE000000K80 S CER CAP 1U 6.3V X5R 0402	2009-1208	to PVT
43	HDD LED flash issue.	If add PC224, must change PR330 from 0 to 1K to avoid SPOK pin fail. that is add a current limit R on SPOK pin.	0.5	37	Chnage PR330 from SD028000080 to SD028100180.	2009-1208	to PVT
44	BOM error.	+1.8VSP choke use wrong material. Unique MP2121 to other project.	0.5	41	Change PL30 from SH000006180 S COIL 2.2UH +-20% PCMC063T-2R2MN 8A to SH000009Q00 S COIL 2.2UH 20% MSCDRI-74A-2R2M-E 6.5A Add PR554 SD028000080 0 0402 5%	2009-1208	to PVT
45	+1.05VS_VTTP issue.	HW request to adjust +1.05VS_VTTP Vout.	0.5	43	Change PR472 from SD034511180 to SD034499180.	2009-1208	to PVT
46	+VGF_X_COREP issue	ISL62881 common circiut update.	0.5	44	Delete PR291 SD028000080. Add PR555 SD028000080.	2009-1208	to PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title		
				PIR (PWR)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		1.0
				Date:	Thursday, January 21, 2010	Sheet 47 of 49


Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
24	Sequense issue.	Modify sequense by HW request.	0.6	37	Chnage PR330 from SD028100180 S RES 1/16W 1K +-5% 0402 to SD028000080 S RES 1/16W 0 +-5% 0402.	2010-0112	to Pre-MP
25	Sequense issue.	Modify sequense by HW request.	0.6	37	Delete PC224 SE000000K80 S CER CAP 1U 6.3V K X5R 0402	2010-0112	to Pre-MP
26	EMI issue.	Because EMI has power BB on 250MHz, add HS gate R to solve.	0.6	45	Add PR556/PR557 SD013220B80 S RES 1/10W 2.2 +-5% 0603	2010-0112	to Pre-MP
27	BOM loss update in DVT.	BOM loss update in DVT, change 1.8V choke.	0.6	41	Change PL30 from SH000006180 S COIL 2.2UH +-20% PCMC063T-2R2MN 8A to SH000009Q00 S COIL 2.2UH 20% MSCDRI-74A-2R2M-E 6.5A	2010-0112	to Pre-MP
28	Common circiut update.	GFX_COREP common circiut update.	0.6	44	Add PR291 SD028000080 0 0402 5% Delete PR555 SD028000080 0 0402 5%	2010-0112	to Pre-MP
29	Changer choke issue.	Because Cyntec has quality issue and can't use in MFG, in order to prevent shortage issue, change to Maglayer.	0.6	39	Chnage PL29 from SH000005280 S COIL 10UH +-20% PCMB104T-100MS 6A to SH000009R00 S COIL 10UH +-20% MMD-10DZ-100M-X1 6A	2010-0112	to Pre-MP
30							
31							
32							
33							
34							
35							
36							
37							
38							
39							
40							
41							
42							
43							
44							
45							
46							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date:	Thursday, January 21, 2010
				Sheet	48 of 49
				Rev	1.0

Version change list (P.T.R List)

Item	Phase	PAGE	DATE	Modificatio list	Purpose
1			09 / 30	Q9 / Q15 / Q65 / Q14 / Q36 / Q19 / Q31 / Q56 / Q57 Change to SB00000AR10 Q4/Q5/Q6/Q7/Q13/Q24/Q25/Q59/Q61/Q62/Q63/Q20 Change to SB570020120	
2	DVT		11 / 03 11 / 05 11 / 09 11 / 10 11 / 11 11 / 16 11 / 16 11 / 17 11 / 18 11 / 19	Modify WWAN Mini catd PIN define. X1 / X2 Change to SJ132P7KW10. Add PCH_SUSCLK net for remove EC crystal. Remove C147. Add F2 for RF team. Add C670 / C671 / C672 / C673 For INTEL Change C217 to 22U and add C221 22U for CRT issue. Add P80DATA PD 100Kohm(R51) for EC common design. Add C40 / C41 / C42 / C43 / C44 for EMI. Add ACIN#(Q16) for ACIN LED(NEW60) Add C45 / C46 / C47 / C48 for LAN Common mode noise Remove net BT_LED#. Add R14 for MINI1_LED Function. Add D13/D14/D16/D23/D24/D25/D26/D30 for ESD Add R836/C760 R338/C585 for RF. L21 Change to SM010012010 L5 Change to SM01000AX00 Change R619/R621 to 680ohm Change R620/R622 to 3.9kohm Y1 Change to SJ100009R00 R841 Change to 8.2k ohm Update Power SCH Change T1 to SP050006B00 Change PCH P/N to SA00003N7B0 Change R167 to 470 ohm. Update Power SCH	
3	PVT		12 / 07 12 / 09 12 / 10 12 / 11 12 / 14 12 / 16 12 / 17	C259 / C279 / C692 / C693 Change to SE107475K80 0603 type Reserved R15 (net LOCAL_DIM) / R16 (net COLOR_ENG_EN) for LVDS function. Reserved R307 for +LCDVDD. EC Pin36 for WLAN_LED# (output), Pin 17 for MINI1_LED# (input) EC Pin91 for 36_LED#(output) & Pin85 for WWAN_LED# (input) Update Power SCH Update Power SCH Add R96 PD 100K for LVDS Panel issue. Add C674 / C675 / C676 For EMI. Del SW3 Power on SW Update Power SCH UB change to SA00000U500 R619 / R621 change to 2.2K SD028220180 for LED Q13 / R477 Change to unpop R171 Change to pop,R172 change to unpop for Board ID. Add R777 / R778 For HDMI Issue.Only pop R778. R751 Change to 2.2K.	
4	PRE MP		01 / 06 01 / 11 01 / 21	ADD PU R951 / R953 UNPOP D23 for MIC noise issue. UNPOP R827 / R828, ADD L7 SM070001600 for USB. Update Power SCH Change Q9, Q65, Q15, Q14, Q36, Q19, Q31, Q56, Q57 to SB00000DH00 Change LED1 / LED3 to SC591NB5A30 Del L7, Add R827 / R828. Del D26 / D25 Update Power SCH	

For NEW50 / NEW90 LED



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/07/01	Deciphered Date	2009/12/31	Title	
				PIR (HW)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NEW70 M/B LA-5892P Schematic
				Rev	1.0
				Date:	Thursday, January 21, 2010
				Sheet	49 of 49