









# HM42-CP Block Diagram

PCB P/N : 48.4GW01.011  
 REVISION : -1 09920


Project code: 91.4GW01.001 (HM42-CP)  
 91.4GY01.001 (JE40-CP)  
 91.4GZ01.001 (SJV41-CP)  
 91.4JD01.001 (BA40-CP)








SYSTEM DC/DC RT8223	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 49
SYSTEM DC/DC RT8209E	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 50
SYSTEM DC/DC RT8209E	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 1D05V_S0 51
SYSTEM DC/DC RT9025	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S0 52
SYSTEM DC/DC RT8209E	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 55
SYSTEM DC/DC TPS5161	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 47, 48
CPU DC/DC ISL62882C	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 47, 48
CHARGER ISL88731C	
INPUTS	OUTPUTS
DCBATOUT	BT+ 53



LINE OUT



2CH SPEAKER



Discrete N11M

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3 Document Number **HM42-CP** Rev **SC**

Date: Friday, January 22, 2010 Sheet 1 of 72

# PCH Strapping

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	<b>Default Mode:</b> Internal pull-up. <b>Low (0) = Top Block Swap Mode</b> (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	<b>High (1) = Integrated VRM is enabled</b> <b>Low (0) = Integrated VRM is disabled</b>
GNT0#, GNT1#	<b>Default (SPI):</b> Left both GNT0# and GNT1# floating. No pull up required. <b>Boot from PCI:</b> Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. <b>Boot from LPC:</b> Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	<b>Default - Internal pull-up.</b> <b>Low (0)</b> = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	<b>Default:</b> Do not pull low. <b>Disable ME in Manufacturing Mode:</b> Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	<b>Enable iTPM:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable iTPM:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Danbury:</b> Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	<b>Low (0):</b> Flash Descriptor Security will be overridden. <b>High (1) :</b> Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

# Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	<b>Embedded DisplayPort Presence</b>	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	<b>PCI-Express Configuration Select</b>	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	<b>Reserved - Temporarily used for early Clarksfield samples.</b>	<b>Clarksfield (only for early samples pre-ES1) -</b> Connect to GND with 3.01K Ohm/5% resistor <b>Note:</b> Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

## USB Table







Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1 (HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader

## PCIE Routing



LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2

<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
<b>Title</b>			
<b>Table of Content</b>			
Size A3	Document Number <b>HM42-CP</b>	Rev <b>SC</b>	
Date: Friday, January 22, 2010		Sheet 2	of 72



SB 0813  $CL = 10pF$   
 Freq tolerance : +/- 30 ppm



For Graphics Disable, Pull-down to GND via 1-k ± 5% resistor

62.10040.611  
 2ND = 62.10053.561  
 3RD = 62.10055.341  
 4th = 62.10055.321

lab stuff 2nd,3rd and 4 th in BOM  
 Eng add 1st source (62.10040.611)  
 Eng do not stuff 4 th in BOM  
 because 4 th have been purge , so stuff 1st in BOM  
 but CE said, 4th need stuff in PD if not any concern








0113 -1  
 del 3rd 62.10055.341 and 4th 62.10055.321  
 3rd and 4th have been purged  
 CE will confirm SOM if it can add BOM  
 CE will release EC to add to BOM

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (1/7)

Size A3 Document Number: HM42-CP Rev: SC

Date: Friday, January 22, 2010 Sheet 4 of 72



UMA

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (2/7)**

Size: A3 Document Number: **HM42-CP** Rev: **SC**

Date: Friday, January 22, 2010 Sheet 5 of 72

20 M\_A\_DQ[63..0] <<<

M A DQ0	A10	SA_DQ0
M A DQ1	C10	SA_DQ1
M A DQ2	C7	SA_DQ2
M A DQ3	A7	SA_DQ3
M A DQ4	B10	SA_DQ4
M A DQ5	D10	SA_DQ5
M A DQ6	E10	SA_DQ6
M A DQ7	A8	SA_DQ7
M A DQ8	D8	SA_DQ8
M A DQ9	F9	SA_DQ9
M A DQ10	E9	SA_DQ10
M A DQ11	F7	SA_DQ11
M A DQ12	E9	SA_DQ12
M A DQ13	B7	SA_DQ13
M A DQ14	E7	SA_DQ14
M A DQ15	C6	SA_DQ15
M A DQ16	H10	SA_DQ16
M A DQ17	G8	SA_DQ17
M A DQ18	K7	SA_DQ18
M A DQ19	J8	SA_DQ19
M A DQ20	G7	SA_DQ20
M A DQ21	G10	SA_DQ21
M A DQ22	J7	SA_DQ22
M A DQ23	J10	SA_DQ23
M A DQ24	L7	SA_DQ24
M A DQ25	M6	SA_DQ25
M A DQ26	M8	SA_DQ26
M A DQ27	L9	SA_DQ27
M A DQ28	L6	SA_DQ28
M A DQ29	K8	SA_DQ29
M A DQ30	N8	SA_DQ30
M A DQ31	P9	SA_DQ31
M A DQ32	AH5	SA_DQ32
M A DQ33	AF5	SA_DQ33
M A DQ34	AK6	SA_DQ34
M A DQ35	AK7	SA_DQ35
M A DQ36	AF6	SA_DQ36
M A DQ37	AK5	SA_DQ37
M A DQ38	AJ7	SA_DQ38
M A DQ39	AJ6	SA_DQ39
M A DQ40	AJ10	SA_DQ40
M A DQ41	AJ9	SA_DQ41
M A DQ42	AL10	SA_DQ42
M A DQ43	AK12	SA_DQ43
M A DQ44	AK8	SA_DQ44
M A DQ45	AL7	SA_DQ45
M A DQ46	AK11	SA_DQ46
M A DQ47	AL8	SA_DQ47
M A DQ48	AN8	SA_DQ48
M A DQ49	AM10	SA_DQ49
M A DQ50	AR11	SA_DQ50
M A DQ51	AL11	SA_DQ51
M A DQ52	AM9	SA_DQ52
M A DQ53	AN9	SA_DQ53
M A DQ54	AT11	SA_DQ54
M A DQ55	AP12	SA_DQ55
M A DQ56	AM12	SA_DQ56
M A DQ57	AM12	SA_DQ57
M A DQ58	AM13	SA_DQ58
M A DQ59	AT14	SA_DQ59
M A DQ60	AT12	SA_DQ60
M A DQ61	AL13	SA_DQ61
M A DQ62	AR14	SA_DQ62
M A DQ63	AP14	SA_DQ63

AUBURNDALE

DDR SYSTEM MEMORY A

SA_CK0	AA6	M_CLK_DDR0 20
SA_CK0#	AA7	M_CLK_DDR#0 20
SA_CKE0	P7	M_CKE0 20
SA_CK1	Y6	M_CLK_DDR1 20
SA_CK1#	Y5	M_CLK_DDR#1 20
SA_CKE1	P6	M_CKE1 20
SA_CS0#	AE2	M_CS#0 20
SA_CS1#	AE8	M_CS#1 20
SA_ODT0	AD8	M_ODT0 20
SA_ODT1	AF9	M_ODT1 20
SA_DM0	B9	M A DM0
SA_DM1	D7	M A DM1
SA_DM2	H7	M A DM2
SA_DM3	LM7	M A DM3
SA_DM4	AG6	M A DM4
SA_DM5	AM7	M A DM5
SA_DM6	AN10	M A DM6
SA_DM7	AN13	M A DM7
SA_DQS0#	CS9	M A DQS#0
SA_DQS1#	FB9	M A DQS#1
SA_DQS2#	JB9	M A DQS#2
SA_DQS3#	AN9	M A DQS#3
SA_DQS4#	AH7	M A DQS#4
SA_DQS5#	AK9	M A DQS#5
SA_DQS6#	AP11	M A DQS#6
SA_DQS7#	AT13	M A DQS#7
SA_DQS0	C8	M A DQS0
SA_DQS1	F9	M A DQS1
SA_DQS2	HM9	M A DQS2
SA_DQS3	AH8	M A DQS3
SA_DQS4	AK10	M A DQS4
SA_DQS5	AN11	M A DQS5
SA_DQS6	AR13	M A DQS6
SA_DQS7	AR13	M A DQS7
SA_MA0	Y3	M A A0
SA_MA1	W1	M A A1
SA_MA2	AA8	M A A2
SA_MA3	AA3	M A A3
SA_MA4	V1	M A A4
SA_MA5	AA9	M A A5
SA_MA6	V8	M A A6
SA_MA7	T1	M A A7
SA_MA8	Y9	M A A8
SA_MA9	UP	M A A9
SA_MA10	AD4	M A A10
SA_MA11	T2	M A A11
SA_MA12	U3	M A A12
SA_MA13	AG8	M A A13
SA_MA14	T3	M A A14
SA_MA15	V9	M A A15

20 M\_A\_BS0 <<<  
20 M\_A\_BS1 <<<  
20 M\_A\_BS2 <<<

20 M\_A\_CAS# <<<  
20 M\_A\_RAS# <<<  
20 M\_A\_WE# <<<

AUBURN CLARKUNF  
62.10040.611  
2ND = 62.10053.561  
3rd = 62.10055.341  
4th = 62.10055.321

21 M\_B\_DQ[63..0] <<<

M B DQ0	B5	SB_DQ0
M B DQ1	A5	SB_DQ1
M B DQ2	C3	SB_DQ2
M B DQ3	B3	SB_DQ3
M B DQ4	E4	SB_DQ4
M B DQ5	A6	SB_DQ5
M B DQ6	A4	SB_DQ6
M B DQ7	C4	SB_DQ7
M B DQ8	D1	SB_DQ8
M B DQ9	D2	SB_DQ9
M B DQ10	F2	SB_DQ10
M B DQ11	F1	SB_DQ11
M B DQ12	C2	SB_DQ12
M B DQ13	F5	SB_DQ13
M B DQ14	F3	SB_DQ14
M B DQ15	G4	SB_DQ15
M B DQ16	H6	SB_DQ16
M B DQ17	G2	SB_DQ17
M B DQ18	J6	SB_DQ18
M B DQ19	J3	SB_DQ19
M B DQ20	G1	SB_DQ20
M B DQ21	G5	SB_DQ21
M B DQ22	J2	SB_DQ22
M B DQ23	J1	SB_DQ23
M B DQ24	J5	SB_DQ24
M B DQ25	L3	SB_DQ25
M B DQ26	L1	SB_DQ26
M B DQ27	M1	SB_DQ27
M B DQ28	K5	SB_DQ28
M B DQ29	K4	SB_DQ29
M B DQ30	M4	SB_DQ30
M B DQ31	N5	SB_DQ31
M B DQ32	AF3	SB_DQ32
M B DQ33	AG1	SB_DQ33
M B DQ34	AJ3	SB_DQ34
M B DQ35	AK1	SB_DQ35
M B DQ36	AG4	SB_DQ36
M B DQ37	AG3	SB_DQ37
M B DQ38	AJ4	SB_DQ38
M B DQ39	AH4	SB_DQ39
M B DQ40	AK3	SB_DQ40
M B DQ41	AK4	SB_DQ41
M B DQ42	AM6	SB_DQ42
M B DQ43	AN2	SB_DQ43
M B DQ44	AK5	SB_DQ44
M B DQ45	AK2	SB_DQ45
M B DQ46	AM4	SB_DQ46
M B DQ47	AM3	SB_DQ47
M B DQ48	AP3	SB_DQ48
M B DQ49	AN5	SB_DQ49
M B DQ50	AT4	SB_DQ50
M B DQ51	AN4	SB_DQ51
M B DQ52	AN4	SB_DQ52
M B DQ53	AN3	SB_DQ53
M B DQ54	AT5	SB_DQ54
M B DQ55	AT6	SB_DQ55
M B DQ56	AN7	SB_DQ56
M B DQ57	AP6	SB_DQ57
M B DQ58	AP8	SB_DQ58
M B DQ59	AT9	SB_DQ59
M B DQ60	AT7	SB_DQ60
M B DQ61	AP9	SB_DQ61
M B DQ62	AR10	SB_DQ62
M B DQ63	AT10	SB_DQ63

21 M\_B\_BS0 <<<  
21 M\_B\_BS1 <<<  
21 M\_B\_BS2 <<<

21 M\_B\_CAS# <<<  
21 M\_B\_RAS# <<<  
21 M\_B\_WE# <<<

AUBURN CLARKUNF  
62.10040.611  
2ND = 62.10053.561  
3rd = 62.10055.341  
4th = 62.10055.321

<Variant Name <<<

AUBURNDALE

DDR SYSTEM MEMORY - B

SB_DQ0	SB_DQ0
SB_DQ1	SB_DQ1
SB_DQ2	SB_DQ2
SB_DQ3	SB_DQ3
SB_DQ4	SB_DQ4
SB_DQ5	SB_DQ5
SB_DQ6	SB_DQ6
SB_DQ7	SB_DQ7
SB_DQ8	SB_DQ8
SB_DQ9	SB_DQ9
SB_DQ10	SB_DQ10
SB_DQ11	SB_DQ11
SB_DQ12	SB_DQ12
SB_DQ13	SB_DQ13
SB_DQ14	SB_DQ14
SB_DQ15	SB_DQ15
SB_DQ16	SB_DQ16
SB_DQ17	SB_DQ17
SB_DQ18	SB_DQ18
SB_DQ19	SB_DQ19
SB_DQ20	SB_DQ20
SB_DQ21	SB_DQ21
SB_DQ22	SB_DQ22
SB_DQ23	SB_DQ23
SB_DQ24	SB_DQ24
SB_DQ25	SB_DQ25
SB_DQ26	SB_DQ26
SB_DQ27	SB_DQ27
SB_DQ28	SB_DQ28
SB_DQ29	SB_DQ29
SB_DQ30	SB_DQ30
SB_DQ31	SB_DQ31
SB_DQ32	SB_DQ32
SB_DQ33	SB_DQ33
SB_DQ34	SB_DQ34
SB_DQ35	SB_DQ35
SB_DQ36	SB_DQ36
SB_DQ37	SB_DQ37
SB_DQ38	SB_DQ38
SB_DQ39	SB_DQ39
SB_DQ40	SB_DQ40
SB_DQ41	SB_DQ41
SB_DQ42	SB_DQ42
SB_DQ43	SB_DQ43
SB_DQ44	SB_DQ44
SB_DQ45	SB_DQ45
SB_DQ46	SB_DQ46
SB_DQ47	SB_DQ47
SB_DQ48	SB_DQ48
SB_DQ49	SB_DQ49
SB_DQ50	SB_DQ50
SB_DQ51	SB_DQ51
SB_DQ52	SB_DQ52
SB_DQ53	SB_DQ53
SB_DQ54	SB_DQ54
SB_DQ55	SB_DQ55
SB_DQ56	SB_DQ56
SB_DQ57	SB_DQ57
SB_DQ58	SB_DQ58
SB_DQ59	SB_DQ59
SB_DQ60	SB_DQ60
SB_DQ61	SB_DQ61
SB_DQ62	SB_DQ62
SB_DQ63	SB_DQ63

SB\_CK0 <<< W8  
SB\_CK0# <<< W9  
SB\_CKE0 <<< M3

SB\_CK1 <<< V7  
SB\_CK1# <<< V6  
SB\_CKE1 <<< M2

SB\_CS0# <<< AB8  
SB\_CS1# <<< AD6

SB\_ODT0 <<< AC7  
SB\_ODT1 <<< AD1

SB\_DM0 <<< D4  
SB\_DM1 <<< E1  
SB\_DM2 <<< H3  
SB\_DM3 <<< AH1  
SB\_DM4 <<< AL2  
SB\_DM5 <<< AR4  
SB\_DM6 <<< AT8  
SB\_DM7 <<< M B DM7


SB\_DQS0# <<< D5  
SB\_DQS1# <<< F4  
SB\_DQS2# <<< J4  
SB\_DQS3# <<< L4  
SB\_DQS4# <<< AH2  
SB\_DQS5# <<< AL4  
SB\_DQS6# <<< AR5  
SB\_DQS7# <<< AR8

SB\_DQS0 <<< C5  
SB\_DQS1 <<< E3  
SB\_DQS2 <<< H4  
SB\_DQS3 <<< M5  
SB\_DQS4 <<< AS2  
SB\_DQS5 <<< AL5  
SB\_DQS6 <<< AP5  
SB\_DQS7 <<< AR7

SB\_MA0 <<< U5  
SB\_MA1 <<< V2  
SB\_MA2 <<< T5  
SB\_MA3 <<< V3  
SB\_MA4 <<< R1  
SB\_MA5 <<< T8  
SB\_MA6 <<< R2  
SB\_MA7 <<< R6  
SB\_MA8 <<< R4  
SB\_MA9 <<< R5  
SB\_MA10 <<< AB5  
SB\_MA11 <<< P3  
SB\_MA12 <<< R3  
SB\_MA13 <<< AF7  
SB\_MA14 <<< P5  
SB\_MA15 <<< N1


SB\_BS0 <<< AB1  
SB\_BS1 <<< W5  
SB\_BS2 <<< R7

SB\_CAS# <<< AC5  
SB\_RAS# <<< Y7  
SB\_WE# <<< AC6




緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (3/7)  
Size: A3  
Document Number: HM42-CP  
Date: Friday, January 22, 2010  
Sheet: 6 of 72  
Rev: SC



**PROCESSOR CORE POWER**

VCC\_CORE  
**48A**



**AUBURNDALE**


**1.1V RAIL POWER**

**CPU CORE SUPPLY**

**POWER**

**CPU VIDS**

**SENSE LINES**




**1130 -SC**

**1130 -SC**


**1130 -SC**

The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V





Clarksfield H\_VTTVID1 = Low, VTT = 1.1V  
Arrandale H\_VTTVID1 = High, VTT = 1.05V



<Variant Name>


<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.			
<b>CPU (4/7)</b>			
Size	Document Number	Rev	
Custom	<b>HM42-CP</b>		<b>SC</b>
Date:	Friday, January 22, 2010	Sheet	7 of 72



Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V

AUBURN/CLARKUNF  
62.10040.611  
2ND = 62.10053.561  
3rd = 62.10055.341  
4th = 62.10055.321

**AUBURNDALE**  
**GRAPHICS**  
**POWER**  
**PEG & DMI**



UMA



**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (5/7)**

Size A3 Document Number: **HM42-CP** Rev: **SC**

Date: Friday, January 22, 2010 Sheet 8 of 72









<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (6/7)**

Size A3	Document Number <b>HM42-CP</b>	Rev <b>SC</b>
Date: Friday, January 22, 2010	Sheet 9 of 72	





### SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor



AUBURNF.CLARKUNF  
**62.10040.611**  
 2ND = 62.10053.561  
 3rd = 62.10055.341  
 4th = 62.10055.321

VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

### Processor Strapping



PCI-Express Configuration Select	
CFG0	1:Single PEG(Default) 0:Bifurcation enabled


CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation(Default) 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port (Default) 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.  Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.

<Variant Name>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>CPU (7/7)</b>		
Size A3	Document Number <b>HM42-CP</b>	Rev <b>SC</b>
Date: Friday, January 22, 2010	Sheet 10	of 72







SA 0629 RF

ACZ_RST#	DY	ECT5	SC33P50V2JN-3GP
ACZ_SYNC	DY	ECT7	SC33P50V2JN-3GP
ACZ_BIT_CLK	DY	ECT6	SC33P50V2JN-3GP
ACZ_SDATAOUT	DY	ECT8	SC33P50V2JN-3GP

CL = 7pF  
 Freq tolerance +/- 20 ppm  
 1202 -SC

32 ACZ\_RST#\_AUDIO  
 32 ACZ\_SYNC\_AUDIO  
 32 ACZ\_BITCLK\_AUDIO  
 32 ACZ\_SDATAOUT\_AUDIO


SIV fail when stuff 10-ohm,  
 fine tune 33-ohm for solving  
 33-ohm is required for intel recommend,  
 real value base on fine tune result



83.00040.Q81 is ROHS parts  
 83.00040.R81 is Halogens free Part  
 arrange qual in Eng SKU

INTVRMEN- Integrated SUS  
 1.1V VRM Enable  
 High - Enable internal VRs

Integrated VccSUS1_05, VccSUS1_5, VccCL1_5
INTVRMEN High=Enable Low=Disable
Integrated VccLAN1_05VccCL1_05
LAN100_SLP High=Enable Low=Disable



PCH 1 stuff 71.0IBEX.G0U

20.F1035.002  
 2nd = 20.F0772.002  
 3rd = 21.D0300.102  
 4th = 20.F1729.002

UMA

緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (1/9)
















Size A3 Document Number: HM42-CP Rev: SC

Date: Friday, January 22, 2010 Sheet 11 of 72



LAN

MINICARD1

MINICARD2





PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.  
 PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).



Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (2/9)  
 Size A3 Document Number: HM42-CP Rev SC  
 Date: Friday, January 22, 2010 Sheet 12 of 72



HM42-CP NV Muxless 0917  
change pull up 1K to 10K for Intel suggestion

SB 0814  
UMA


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (3/9)**

Size A3 Document Number: **HM42-CP**

Date: Friday, January 22, 2010 Sheet 13 of 72

Rev: **SC**



UMA\_Muxless

HM42-CP NV\_Muxless SA


UMA\_Muxless

UMA\_Muxless

UMA\_Muxless

Muxless->64.23715.6DL,UMA-2.4K


SB 0811



LVDS

CRT

Digital Display Interface



1014-SA

UMA\_Muxless\_HDMI

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (4/9)**

Size A3 Document Number **HM42-CP** Rev **SC**

Date: Friday, January 22, 2010 Sheet 14 of 72







GPIO8 has a weak[20K] internal pull down.  
No need to have external pull down/up.  
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.  
No need to have external pull up/down.  
GPIO 15 pin is set to low at reset.  
Low : ME Crypto TLS with no confidentiality  
High : ME Crypto TLS with confidentiality







GPIO27 has a weak[20K] internal pull up.  
To enable on-die PLL Voltage regulator,  
should not place external pull down.

**HM42-CP\_NV\_Muxless SA**

**HM42-CP\_NV\_Muxless SA**





**HM42-CP\_NV\_Muxless SA**



Signal	Pin	Function
PCH_GPIO0	Y3	BMBUSY#/GPIO0
EC_SMI#	C38	TACH1/GPIO1
PX_HDMI#	D37	TACH2/GPIO6
EC_SCI#	J32	TACH3/GPIO7
EC_SWI#	F10	GPIO8
PCH_GPIO12	K9	LAN_PHY_PWR_CTRL#/GPIO12
PCH_GPIO15	T7	GPIO15
DGPU_HOLD_RST#	AA2	SATA4GP/GPIO16
DGPU_PWROK	F38	TACH0/GPIO17
PCH_GPIO22	Y7	SCLOCK/GPIO22
PCH_GPIO24	H10	GPIO24
PCH_GPIO27	AB12	GPIO27
PCH_GPIO28	V13	GPIO28
STP_PCI#	M11	STP_PCI#/GPIO34
PCH_GPIO35	V6	SATACLKREQ#/GPIO35
DGPU_PWR_EN#	AB7	SATA2GP/GPIO36
dGPU_PRSENT#	AB13	SATA3GP/GPIO37
dGPU_EDID	V3	SLOAD/GPIO38
PCH_GPIO39	P3	SDATAOUT0/GPIO39
PCH_GPIO45	H3	PCIECLKRQ6#/GPIO45
RST_GATE	F1	PCIECLKRQ7#/GPIO46
PCH_GPIO48	AB6	SDATAOUT1/GPIO48
PSW_CLR#	AA4	SATA5GP/GPIO49
PCH_GPIO57	F8	GPIO57

Signal	Pin	Function
B4	VSS_NCTF_8	VSS_NCTF_8
B52	VSS_NCTF_9	VSS_NCTF_9
BH2	VSS_NCTF_16	VSS_NCTF_16
BH52	VSS_NCTF_17	VSS_NCTF_17
D2	VSS_NCTF_28	VSS_NCTF_28
A4	VSS_NCTF#A4	VSS_NCTF#A4
A49	VSS_NCTF#A49	VSS_NCTF#A49
A5	VSS_NCTF#A5	VSS_NCTF#A5
A50	VSS_NCTF#A50	VSS_NCTF#A50
A52	VSS_NCTF#A52	VSS_NCTF#A52
A53	VSS_NCTF#A53	VSS_NCTF#A53
B2	VSS_NCTF#B2	VSS_NCTF#B2
B53	VSS_NCTF#B53	VSS_NCTF#B53
BE1	VSS_NCTF#BE1	VSS_NCTF#BE1
BE53	VSS_NCTF#BE53	VSS_NCTF#BE53
BE53	VSS_NCTF#BF53	VSS_NCTF#BF53
BH1	VSS_NCTF#BH1	VSS_NCTF#BH1
BH53	VSS_NCTF#BH53	VSS_NCTF#BH53
BJ1	VSS_NCTF#BJ1	VSS_NCTF#BJ1
BJ2	VSS_NCTF#BJ2	VSS_NCTF#BJ2
BJ4	VSS_NCTF#BJ4	VSS_NCTF#BJ4
BJ49	VSS_NCTF#BJ49	VSS_NCTF#BJ49
BJ5	VSS_NCTF#BJ5	VSS_NCTF#BJ5
BJ50	VSS_NCTF#BJ50	VSS_NCTF#BJ50
BJ52	VSS_NCTF#BJ52	VSS_NCTF#BJ52
BJ53	VSS_NCTF#BJ53	VSS_NCTF#BJ53
D1	VSS_NCTF#D1	VSS_NCTF#D1
D53	VSS_NCTF#D53	VSS_NCTF#D53
E1	VSS_NCTF#E1	VSS_NCTF#E1
E53	VSS_NCTF#E53	VSS_NCTF#E53


Signal	Pin	Function
B4	VSS_NCTF_8	VSS_NCTF_8
B52	VSS_NCTF_9	VSS_NCTF_9
BH2	VSS_NCTF_16	VSS_NCTF_16
BH52	VSS_NCTF_17	VSS_NCTF_17
D2	VSS_NCTF_28	VSS_NCTF_28
A4	VSS_NCTF#A4	VSS_NCTF#A4
A49	VSS_NCTF#A49	VSS_NCTF#A49
A5	VSS_NCTF#A5	VSS_NCTF#A5
A50	VSS_NCTF#A50	VSS_NCTF#A50
A52	VSS_NCTF#A52	VSS_NCTF#A52
A53	VSS_NCTF#A53	VSS_NCTF#A53
B2	VSS_NCTF#B2	VSS_NCTF#B2
B53	VSS_NCTF#B53	VSS_NCTF#B53
BE1	VSS_NCTF#BE1	VSS_NCTF#BE1
BE53	VSS_NCTF#BE53	VSS_NCTF#BE53
BE53	VSS_NCTF#BF53	VSS_NCTF#BF53
BH1	VSS_NCTF#BH1	VSS_NCTF#BH1
BH53	VSS_NCTF#BH53	VSS_NCTF#BH53
BJ1	VSS_NCTF#BJ1	VSS_NCTF#BJ1
BJ2	VSS_NCTF#BJ2	VSS_NCTF#BJ2
BJ4	VSS_NCTF#BJ4	VSS_NCTF#BJ4
BJ49	VSS_NCTF#BJ49	VSS_NCTF#BJ49
BJ5	VSS_NCTF#BJ5	VSS_NCTF#BJ5
BJ50	VSS_NCTF#BJ50	VSS_NCTF#BJ50
BJ52	VSS_NCTF#BJ52	VSS_NCTF#BJ52
BJ53	VSS_NCTF#BJ53	VSS_NCTF#BJ53
D1	VSS_NCTF#D1	VSS_NCTF#D1
D53	VSS_NCTF#D53	VSS_NCTF#D53
E1	VSS_NCTF#E1	VSS_NCTF#E1
E53	VSS_NCTF#E53	VSS_NCTF#E53



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **PCH (6/9)**  
 Document Number: **HM42-CP**  
 Date: Friday, January 22, 2010 Sheet 16 of 72





VCCPNAND which power the DC NAND interface must be powered even if dual channel NAND interface is not connected since it also supplies power to other functions inside PCH.


<Variant Name>



緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (7/9)**

Size A3	Document Number <b>HM42-CP</b>	Rev <b>SC</b>
---------	--------------------------------	---------------

Date: Friday, January 22, 2010 Sheet 17 of 72






<Variant Name>

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH ( 9/9 )**

Size A3	Document Number <b>HM42-CP</b>	Rev <b>SC</b>
Date: Friday, January 22, 2010	Sheet 19	of 72





**REVERSE TYPE**

**1208-SC**

**1130-SC**

**1130-SC**

**1126-SC**




H = 4mm


DDR3-204P\*97-GP  
 6Z: 10017.W1  
 2nd: 62-10017.V51  
 3rd: 62-10017.M51

Note:  
 SO-DIMMB SPD Address is 0xA4  
 SO-DIMMB TS Address is 0x34

1st and 2nd change  
 1st: 20.F115.204 and 2nd: 20.F1207.204  
 (use in lab stage)


SO-DIMMB is placed farther from the Processor than SO-DIMMA






SRNOJ-7-GP

UMA\_Muxless




SRNOJ-7-GP

UMA\_Muxless



SRNOJ-7-GP



DIS




SRNOJ-7-GP

DIS

1016 -SB




1016 -SB



SRNOJ-7-GP

UMA\_Muxless





SRNOJ-7-GP

DIS



UMA

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Function</b>		
Size A3	Document Number <b>HM42-CP</b>	Rev <b>SC</b>
Date: Friday, January 22, 2010	Sheet 22 of 72	

# LCD/INVERTER/CCD CONN      LCD/CCD CONN




1016 -SB




1005 -SA


define same as SJM50-PU, can use SJM50 Cable



1016 -SB



## Internal Mic




1209 -SC  
request by EMI Aaron  
Pin 1 -> right side  
20.F1240.002 Pin1->left side  
same as JV70-CP


Discrete N11M

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>Title</b>			
<b>LCD CONN</b>			
Size	Document Number	Rev	
	<b>HM42-CP</b>	<b>SC</b>	
Date:	Friday, January 22, 2010	Sheet	23 of 72


Layout Note:  
Place these resistors close to the CRT-out connector




Layout Note:  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



### CRT I/F & CONNECTOR



- 6
- 1
- 7
- 2
- 8
- 3
- 9
- 4
- 10
- 5




<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		<b>CRT CONN</b>	
Size	Document Number	<b>HM42-CP</b>	
Date: Friday, January 22, 2010	Sheet 24	of	72







# SATA Connector




UMA

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> <b>HDD CONN</b>	
Size	Document Number
<b>HM42-CP</b>	
Date: Friday, January 22, 2010	Rev SC
Sheet 26	of 72


# ODD Connector



UMA

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>ODD</b>	
Size	Document Number
<b>HM42-CP</b>	
Date:	Friday, January 22, 2010
Sheet	27 of 72
Rev	SC

# BLUETOOTH MODULE



JV50

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

**BLUETOOTH**

Size

Document Number


**HM42-CP**

Rev


SC


Date: Friday, January 22, 2010

Sheet 28 of 72





because 22.10321.B81 and 22.10321.C41  
shortage in Lab stage,stuff 22.10321.361.







BroadCom FAE said  
we must to stuff Bead




71.57780.M04



BroadCom FAE said  
we must to stuff Bead



Inductance: 4.7uH  
rated Current : 0.7A



1215 -SC  
Eng 2nd source stuff 68.4R750.20C  
because of 68.4R71D.10E shortage.

Discrete N11M

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **BCM57780**



Size A3 Document Number: **HM42-CP** Rev: **SC**

Date: Friday, January 22, 2010 Sheet 30 of 72

# LAN Connector

# LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.




UMA

緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: LAN CONN

Size A3 Document Number: HM42-CP Rev: SC


Date: Friday, January 22, 2010 Sheet 31 of 72



change R650 from 10K-ohm to 4.7K-ohm  
For preventing the beep sound is too loudly  
from Realtek FAE suggestion




1130-SC



R636 stuff 22-ohm  
For Realtek FAE suggestion


HM42-CP SA



4.75V / 300mA

1130-SC

74.09091.F3F  
2nd = 74.09198.A7F




ALC272

HM4-CP SA

previous 2.2uF 0603 10V Y5V  
Current 2.2uF 0603 10V X5R  
1211-SC

83.00355.A1F  
2nd = 83.00355.D1F  
3rd = 83.00355.E1F

DY C656 For Realtek FAE suggestion



1016-SA






<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Azalia codec ALC272**

Size A3	Document Number	Rev
	<b>HM42-CP</b>	<b>SC</b>
Date: Friday, January 22, 2010	Sheet 32 of 72	







Gain =  $R_f/R_i = 52K/20K = 2.6V/V$   
 $f(HP) = 1/(2 \cdot \pi \cdot 20K \cdot 0.47\mu f) = 16.9Hz$   
 If  $V_{IN} = 1.54V$  Gain =  $2.6V/V$   $R_L = 4\Omega$   $V_O(peak) = 4V$   $V(rms) = 2.828V$   
 Power =  $2.446^2/4 = 1.5W$

UMA

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>AUDIO AMP</b>			
Size	Document Number		Rev
	<b>HM42-CP</b>		<b>SC</b>
Date: Friday, January 22, 2010		Sheet 33	of 72

# Internal Speaker





Discrete N11M

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO SPEARK			
Size	Document Number		Rev
	HM42-CP		SC
Date:	Friday, January 22, 2010	Sheet	34 of 72

JV50

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Resrve MDC</b>			
Size	Document Number		Rev
	<b>HM42-CP</b>		<b>SC</b>
Date:	Friday, January 22, 2010	Sheet 35 of	72




Pin	Name	SD Mode Description
1	CD/DAT3	Card detect/Data line[Bit 3]
2	CMD	Command/Response
3	VSS1	Supply voltage ground
4	VDD	Supply voltage
5	CLK	Clock
6	VSS2	Supply voltage ground
7	DAT0	Data line[Bit 0]
8	DAT1	Data line[Bit 1]
9	DAT2	Data line[Bit 2]

Pin No.	SD/MMC	MS/MS PRO	xD
P1	xD-R/B		2P
P2	xD-RE		3P
P3	xD-CE		4P
P4	xD-CLE		5P
P5	xD-ALE		6P
P6	xD-WE		7P
P7	xD-WP		8P
P8	xD-DO		10P
P9	xD-D1		11P
P10	SD-DAT2	9P	
P11	SD-DAT3	1P	
P12	SD-CMD	2P	
P13	4in1-GND	3P/6P	1P/10P 1P/9P
P14	MS-VCC		8P
P15	MS-SCLK		8P
P16	MS-DATA3		7P
P17	MS-INS		6P
P18	MS-DATA2		5P
P19	MS-DATA0		4P

Pin No.	SD/MMC	MS/MS PRO	xD
P20	MS-DATA1		3P
P21	MS-BS		2P
P22	4in1-GND	3P/6P	1P/10P 1P/9P
P23	SD-VCC	4P	
P24	SD-CLK	5P	
P25	SD-DAT0	7P	
P26	xD-D2		12P
P27	xD-D3		13P
P28	xD-D4		14P
P29	SD-DAT1	8P	
P30	xD-D5		15P
P31	xD-D6		16P
P32	xD-D7		17P
P33	xD-VCC		18P
P34	xD-CD-SW		19P
P35	SD-WP-SW	SD-WP-SW	
P36	SD-CD-SW	SD-CD-SW	
P37	4 IN 1-GND	SD-WP/CD-SW-GND	
P38			

### 5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



Pin	Name	Dir	description
1	XD_CD#	-	presence detect
2	R/B#	OUT	Ready / Busy (open-drain)
3	RE#	IN	Read Enable
4	CE#	IN	Card Enable
5	CLE	IN	Command Latch Enable
6	ALE#	IN	Address Latch Enable
7	WE#	IN	Write Enable
8	WP#	IN	Write Protect
9	GND	-	Ground
10	SD0	IN/OUT	data bit 0
11	SD1	IN/OUT	data bit 1
12	SD2	IN/OUT	data bit 2
13	SD3	IN/OUT	data bit 3
14	SD4	IN/OUT	data bit 4
15	SD5	IN/OUT	data bit 5
16	SD6	IN/OUT	data bit 6
17	SD7	IN/OUT	data bit 7
18	VCC	-	3.3V power

Pin	Pin Name	Description
1	VSS	Vss
2	BS	Bus state signal
3	DATA1	Data1 Parallel / NC Serial
4	SDIO/DATA0	Data0 Parallel / Data Serial
5	DATA2	Data2 Parallel / NC Serial
6	INS	Stick detect (connected to VSS)
7	DATA3	Data3 Parallel / NC Serial
8	SCLK	Clock signal
9	VCC	Vcc (2.7V - 3.6V)
10	VSS	Vss

UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cardreader**


Size: Document Number **HM42-CP** Rev **SC**

Date: Friday, January 22, 2010 Sheet 36 of 72


Del 2nd 20.10108.001,  
2nd do not use for SJV41 project,  
CE will confirm it if it need to add BOM  
CE will release EC to add to BOM

# Mini Card Connector(WLAN)


## Support debug-card





20.F1519.052  
 2ND = 62.10043.601  
 3rd = 62.10043.841  
 4th = 20.F1693.052



# Mini Card Connector(Robson2 and 3G)



20.F1519.052  
 2ND = 62.10043.601  
 3rd = 62.10043.841  
 4th = 20.F1693.052



Discrete N11M

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINI CARD**

Size A3 Document Number: **HM42-CP** Rev: **SC**

Date: Friday, January 22, 2010 Sheet 37 of 72





### EC BIOS Flash ROM

for ENE FAE suggest, SPICS# is push-pull pin, don't need to pull high

-SA 0930


base on FAE Kevin discuss with KBC

128KB 0121 -1


delete 1st source (72.25105.A01) in PD SMT because it is obsolete parts

close to SPI ROM


### System BIOS Flash ROM



4MB



### GOLDEN FINGER FOR DEBUG BOARD





1022 -SB

Lab only stuff 4th source (20.D0196.110) Eng and PD DY DB1



Discrete N11M

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>BIOS</b>	
Size: Document Number	Rev: <b>SC</b>
<b>HM42-CP</b>	
Date: Friday, January 22, 2010	Sheet 41 of 72








Eng stuff 20.K0498.006 Pin 1 ->right side  
 PD change to 20.K0373.006 pin 1 ->left side  
 so net mirror Vertically



Discrete N11M

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>Touch PAD</b>	
Size	Document Number
<b>HM42-CP</b>	
Date: Friday, January 22, 2010	Sheet 43 of 72
Rev	SC

# LED



0111 -1  
 Eng stuff 20.K0491.010 Pin 1 ->right side  
 PD change to 20.K0228.010 Pin 1 -> right side  
 do not swap net

Pin 1	5V_S5	
Pin 2	FRONT_PWRLED#_56_R	AC IN
Pin 3	5V_S0	
Pin 4	MEDIA_LED#_R	HDD
Pin 5	3G_LED#_R	3G
Pin 6	3D3V_S0	
Pin 7	WLAN_LED#_R	WLAN
Pin 8	KBC_PWRBTN#_1	Power button
Pin 9	FRONT_PWRLED#_Q	Power LED
Pin 10	GND	

	WLAN_LED_OFF#	WLAN_TEST_LED	WWAN_LED
WLAN ON Always on	L	H	L
WLAN ON (flash)	H	L	L
WWAN_ON	L	L	H
WLAN ON WWAN_ON	L	L	H

For 2010 Acer Project, WLAN and 3G LED control by KBC

<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **LED&POWERBD CONN**

Size: Document Number: **HM42-CP** Rev: SC


Date: Friday, January 22, 2010 Sheet 44 of 72




**ISL62883 VCC\_CORE**




**TPS51123 5V/3D3V**




**RT9026 0D75V\_S0**




**RT9025 1D8V**




**RT9025 1D5V**




**Charger BQ24745**



**Adapter**







**RT8209B 1D05V**




Discrete N11M

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>Power Block Diagram</b>		
Size	Document Number <b>HM42-CP</b>	Rev <b>SC</b>
Date: Friday, January 22, 2010	Sheet 46 of 72	



20090923  
ISL62882CHRTZ-T-GP



Intel support POC (power on current).

<Variant Name> 1009 -SA

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL62882 CPU CORE (1/2)**


Size: Document Number Rev: **SC**

Date: Friday, January 22, 2010 Sheet 47 of 72



48 ISEN1 >>> ISEN1  
48 ISEN2 >>> ISEN2

previous 0.22uF 0603 16V X5R  
Current 0.22uF 0603 25V X7R

1130 -SC  
confirm by cherry




0113 -1



1130 -SC  
Proadlizer Cap power team testing fail,  
Del TC5 for co-layout



# RT209E for 1D5V



Freq=350KHz

$$V_{CS} \text{ (mV)} = R_{CS} \text{ (k}\Omega) \times 10 \text{ (}\mu\text{A)}$$

$$I_{LOAD\_OC} = \frac{V_{CS}}{R_{DS(ON)}} + \frac{I_{Ripple}}{2}$$

$$= \frac{V_{CS}}{R_{DS(ON)}} + \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

VCS (mV) = 9.09KX10uA = 90.9mV


I\_OCP = [ (90.9mV / 3.2mohm) + (1 / 2 \* 350Khz \* 0.88uH) \* [ (19 - 1.5) \* 1.5 / 19 ] ]

= 28.4 + 1.623 \* 1.38 = 30A

Iocp = Io \* 1.5

Vout = 0.75V \* (R1 + R2) / R2

1022 -SB  
chery request 8 pcs Gap,  
because of space concern,  
only add 4pcs Cap.



Discrete N11M

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8209B 1D5V**

Size: Document Number

Date: Friday, January 22, 2010


Sheet 50 of 72

Rev: **SC**

HM42-CP





# RT8209E for VCCP



Freq=360KHz


because of 1.05V\_S0 and 1.05V\_VTT combin together use PM\_SLP\_S3# Enable 1.05V power



# RT9025 for 1D8V\_S0


20090915

**I<sub>omax</sub>=0.8A**  
**OCP>1.35A**



# RT9026 for 0D75V\_S0

**I<sub>omax</sub>=1.2A**  
**OCP>1.8A**



Title		Size		Date	
RT9025 1D8V/RT9026 0D75		Document Number		Friday, January 22, 2010	
Rev		Sheet		of	
SC		52		72	





DCBATOUT DCBATOUT\_8209E\_VGA

# RT8208A for VGA





Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVDD
Performance (P0)	N11P-GE1	575	790	1.03 V
Performance (P0)	N11P-LP1	475	700	0.85 V
Balanced (P8)	N11P-GE1, N11P-LP1	405	324	0.85 V
Battery (P12)	N11P-GE1, N11P-LP1	135	135	0.80 V

Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVDD
Performance (P0)	N11M-OP1	625	790	1.03 V
Performance (P0)	N11M-OP2	525	700	0.86 V
Balanced (P8)	N11M-OP1, N11M-OP2	405	405	0.85 V

Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVDD
Performance (P0)	N11M-GE1	625	790	1.03 V
Performance (P0)	N11M-LP1	525	700	0.86 V
Balanced (P8)	N11M-GE1, N11M-LP1	405	405	0.85 V
Battery (P12)	N11M-GE1, N11M-LP1	135	135	0.85 V

**N11P-GE1**  
For 40nm GPU the NVDD and GPIO5 (NVVDD\_ALTVO) /GPIO6 (NVVDD\_ALT1) relationship

GPIO6/NVVDD_ALT1	GPIO5/NVVDD_ALTVO	NVDD
0	0	0.8
0	1	0.85
1	0	0.95

**N11M-GE1/N11M-OP1**  
For 40nm GPU the NVDD and GPIO5 (NVVDD\_ALTVO) /GPIO6 (NVVDD\_ALT1) relationship

GPIO6/NVVDD_ALT1	GPIO5/NVVDD_ALTVO	NVDD
0	1	0.85
1	0	1.03

$V_{out} = 0.75V * (R1+R2) / R2$

I<sub>omax</sub>=27A  
OCP>40A  
VGA\_CORE

cherry request 9 pcs Gap, because of space concern, only add 5pcs Cap.

UMA


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8209A VGA CORE**

Size: Custom Document Number: **HM42-CP** Rev: \_\_\_\_\_

Date: Friday, January 22, 2010 Sheet 55 of 72

# Adaptor in to generate DCBATOUT




Plin 1- > Left side  
Eng DCIN1 shortage, so stuff 2st in BOM

84.00124.X1K is 84.00124.S1K cost down version

84.00124.W1K is 84.00124.T1K cost down version

## BATTERY CONNECTOR



Eng stuff 20.81340.008 pin 1 definition same,















































Pin Definition:

1	GND	Batt-, Battery Negative Terminal
2	GND	Batt-, Battery Negative Terminal
3	SMD	SMBus data interface I/O pin
4	SMC	SMBus clock interface I/O pin
5	TH	Connect to Resistor to GND (10kΩ to GND)
6	BI	System present pin, low active
7	BATT+	Batt+, Battery Positive Terminal
8	BATT+	Batt+, Battery Positive Terminal

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>AD/BATT CONN</b>		
Size	Document Number <b>HM42-CP</b>	Rev <b>SC</b>
Date: Friday, January 22, 2010	Sheet 57 of 72	



<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>EMI/Spring/Boss</b>			
Title	Document Number		
Size	Rev		
<b>HM42-CP</b>			
Date: Friday, January 22, 2010	Sheet 58	of	72


## Check test point

~~delete 3D3V\_S0 test point~~




Test Point放在Dimm Door打開可量測處

<Variant Name>

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>AFTE TP</b>	
Size	Document Number
	<b>HM42-CP</b>
Date: Friday, January 22, 2010	Sheet 59 of 72
Rev	<b>SC</b>




### +3VS to 1.8V Transfer





### +1.5V to FBVDD Transfer

### +1.05V to +1.05V\_NV Transfer



0113 -1

16.55,62 DGPU\_PWROK >>>





0113 -1

UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **NV power**

Size A3	Document Number	Rev
	<b>HM42-CP</b>	<b>SC</b>
Date: Friday, January 22, 2010	Sheet 61 of 72	



Signal	Component	Value
PEG_RXP0	DIS Muxless	C182 SCD1U10V2KX-SGP
PEG_RXN0	DIS Muxless	C181 SCD1U10V2KX-SGP
PEG_RXP1	DIS Muxless	C183 SCD1U10V2KX-SGP
PEG_RXN1	DIS Muxless	C184 SCD1U10V2KX-SGP
PEG_RXP2	DIS Muxless	C185 SCD1U10V2KX-SGP
PEG_RXN2	DIS Muxless	C186 SCD1U10V2KX-SGP
PEG_RXP3	DIS Muxless	C187 SCD1U10V2KX-SGP
PEG_RXN3	DIS Muxless	C188 SCD1U10V2KX-SGP
PEG_RXP4	DIS Muxless	C189 SCD1U10V2KX-SGP
PEG_RXN4	DIS Muxless	C190 SCD1U10V2KX-SGP
PEG_RXP5	DIS Muxless	C191 SCD1U10V2KX-SGP
PEG_RXN5	DIS Muxless	C192 SCD1U10V2KX-SGP
PEG_RXP6	DIS Muxless	C193 SCD1U10V2KX-SGP
PEG_RXN6	DIS Muxless	C194 SCD1U10V2KX-SGP
PEG_RXP7	DIS Muxless	C195 SCD1U10V2KX-SGP
PEG_RXN7	DIS Muxless	C196 SCD1U10V2KX-SGP
PEG_RXP8	DIS Muxless	C197 SCD1U10V2KX-SGP
PEG_RXN8	DIS Muxless	C198 SCD1U10V2KX-SGP
PEG_RXP9	DIS Muxless	C199 SCD1U10V2KX-SGP
PEG_RXN9	DIS Muxless	C200 SCD1U10V2KX-SGP
PEG_RXP10	DIS Muxless	C201 SCD1U10V2KX-SGP
PEG_RXN10	DIS Muxless	C202 SCD1U10V2KX-SGP
PEG_RXP11	DIS Muxless	C203 SCD1U10V2KX-SGP
PEG_RXN11	DIS Muxless	C204 SCD1U10V2KX-SGP
PEG_RXP12	DIS Muxless	C205 SCD1U10V2KX-SGP
PEG_RXN12	DIS Muxless	C206 SCD1U10V2KX-SGP
PEG_RXP13	DIS Muxless	C207 SCD1U10V2KX-SGP
PEG_RXN13	DIS Muxless	C208 SCD1U10V2KX-SGP
PEG_RXP14	DIS Muxless	C209 SCD1U10V2KX-SGP
PEG_RXN14	DIS Muxless	C210 SCD1U10V2KX-SGP
PEG_RXP15	DIS Muxless	C211 SCD1U10V2KX-SGP
PEG_RXN15	DIS Muxless	C212 SCD1U10V2KX-SGP

Logical Strap Bit Mapping

Resistor	Pull-up	Pull-down
5kOhms	1000	0000
10kOhms	1001	0001
15kOhms	1010	0010
20kOhms	1011	0011
25kOhms	1100	0100
30kOhms	1101	0101
35kOhms	1110	0110
45kOhms	1111	0111

Table 4. Resistor for 3GIO\_PADCFG in STRAP1

Configuration	3GIO_PADCFG [3:0]	Resistor Value	Notes
Previous	0110	25 kΩ pull-down to GND	Previously changed Notebook Default
Updated	1110	35 kΩ pull-up to VDD	Updated Notebook Default

Features	N11M-OP1
Host platform	PCI Express 2.0 x16
Memory interface	64-bit DDR3
Process technology	40 nm
Device ID	0x0A72


DeviceID

N11P-GE1 (0x0A29)
N11M-GE1 (0x0A75)
N11M-OP1 (0x0A72)

Configuration	Vendor	Strap
64Mx16 DDR3	Hynix	0x2
	Samsung	0x3

GPU\_ROM\_SI

RAM_CFG[0]=0	RAM_CFG[0]=1	RAM_CFG[1]=1	RAM_CFG[2]=0	RAM_CFG[3]=0
VGA_DEVICE =1	SMB_ALT_ADDR =0	FB_0_BAR_SIZE =0	XCLIX 417	
PEX_PLI_EN_TERM =0	SLOT_CLK_CFG =1	SUB_VENDOR =0	PCI_DEVID[4] =1	[4] 0 1



VGA 1 N11P-GE1 A3-->71.0N11P.GOU,  
N11M-GE1-B -A3 -> 71.0N11M.EOU



Chip	N11P-GS1-A2	N11P-GE1-A2	N11P-LP1-A2
Device ID	0x0A7A	0x0A29	0x0A2B








Chip	N11M-GS1-B-A2	N11M-GE1-B-A2
Device ID	0x0A35	0x0A75

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File: N11P(1/6) PEG  
Size: Document Number  
Date: Friday, January 22, 2010








<Core Design>

<b>DIS_Muxless</b>		<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>Title</b>					
<b>N11P(4/6)</b>					
<b>Size</b>		<b>Document Number</b>		<b>Rev</b>	
A3		<b>HM42-CP</b>		SC	
<b>Date:</b> Friday, January 22, 2010					
Sheet		65		of 72	

120mA



1006 -SA




N11P or N11M VGA stuff R277

N11P or N11M Fermi VGA stuff R282


120mA




N11PM\_only\_DIS\_Muxless




1202 -SC




HM42-CP NV Muxless SA 0916



1105 -SC



HM42-CP NV Muxless SA 0923



1202 -SC

UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **N11P(5/6) MIO/ GPIO**

Size A3 Document Number **HM42-CP** Rev **SC**



Date: Friday, January 22, 2010 Sheet 66 of 72








# DDR3



**SAMSUNG: 72.41164.H0U**  
**HYNIX: 72.51G63.COU**



HM42-CP



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(2/4)**


Size: A3 Document Number: **HM42-CP** Rev: **SC**

Date: Friday, January 22, 2010 Sheet 69 of 72


# DDR3



**SAMSUNG: 72.41164.H0U**  
**HYNIX: 72.51G63.C0U**



HM42-CP

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>VRAM(3/4)</b>	
<b>HM42-CP</b>	
Title	Rev
Size	Document Number
Date: Friday, January 22, 2010	Sheet 70 of 72



3) Samsung VRAM FBRAM1~8 PN:VR.1GB0B.006

Hynix VRAM FBRAM1~8 PN:VR.1GB0G.004

4) VGA 1 N11P-GE1 A3->71.0N11P.G0U,  
N11M-GE1-B -A3 -> 71.0N11M.E0U  
N11M-OP1 ->

6) VGA 1 N11P-GE1-> R53 49.9K(64.49925.6DL)  
N11M-GE1 -> R53 32.4K(64.32425.6DL)

7) R26 stuff Hynix VRAM : 15K(64.15025.6DL)  
Samsung VRAM : 20K(64.20025.6DL)

8) R45 stuff N11M use 60.4 ohm (64.32425.6DL)  
N11P use 40.2 ohm (64.40R25.6DL)

9) Muxless SKU stuff R181 2.37K (64.23715.6DL)

UMA SKU Stuff R181 2.4K (64.24015.6DL)

10) N11M OP1 ->R392 15K(64.15025.6DL)  
N11M GE1 ->R392 30K(64.30025.6DL)

Mini Card 2nd and 3rd source PN confirm

Card Reader 2nd source confirm

[ ECR ]

Date released by ECR Number  
11/22 Anita R1001240

[Old]  
PCH1 PN : 71.0IBEX.A0U

[New]  
PCH1 PN : 71.0HM55.00U(KI.G5501.002)

[lab -SB]

2nd -> UMA (S01G)

1st -> Diserete N11P Hynix(S02G)

1st +3rd -> Diserete N11M Hynix(S03G)

2nd +4th -> Diserete N11M Samsung(S04G)

1st -> Diserete N11P Samsung (S05G)

2nd -> N11M Hynix\_support Optimus (S06G)

[Eng -SC]

2nd -> UMA Non 3G (55.4GY01.S07G)

1st -> Diserete N11P Hynix\_3G(55.4GZ01.S03G)

1st +3rd -> Diserete N11M Hynix\_3G(55.4GY01.S09G)

2nd +4th -> Diserete N11M Samsung\_Non 3G(55.4GZ01.S02G)

1st + 5th -> Diserete N11P Samsung\_3G(55.4GY01.S10G)

1st +3 rd -> UMA Non 3G Non HDMI (55.4GW01.S01G)

[PD -1]

UMA 3G (55.4GY01.M01G)

Diserete N11P Hynix\_3G(55.4GY01.M02G) => 1st

Diserete N11P Hynix\_Non 3G(55.4GY01.M03G) => 2nd

UMA Non 3G (55.4GY01.M04G)

Diserete N11M Hynix\_3G(55.4GY01.M05G)

Diserete N11P Samsung\_3G(55.4GY01.M06G) =>1 st

Diserete N11M Samsung\_Non 3G(55.4GY01.M07G)

[PD action]

qual TPCN1 2nd source(20.K0296.006)

qual KB1 2nd source(20.K0382.026)

qual HDMI 2nd and 3rd

qual ODD1 3rd source(62.10065.E01)

qual PWRCN1 2nd and 3rd

qual RTC1 4th source

qual BT1 2nd and 3 source


qual U51 and U15 2nd source

qual TC13 2nd source(77.21571.111)

qual U32 2nd source

Qual HS1,HS2 2nd: 34.4B417.401

UMA

 <b>Wistron Corporation</b> <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
<b>Modify History</b>	
Size	Document Number
	<b>HM42-CP</b>
Date: Friday, January 22, 2010	Sheet 72 of 72

SC