


JM41/JM51 Discrete Block Diagram

Project code: 91.4CQ01.001
 PCB P/N : 48.4CQ01.0SB
 REVISION : 08274-1



PCB STACKUP

TOP	---	L1
S	---	L2
VCC/GND	---	L3
S	---	L4
VCC/GND	---	L5
GND/VCC	---	L6
S	---	L7
BOTTOM	---	L8

SYSTEM DC/DC TPS51125		36
INPUTS	OUTPUTS	
DCBATOUT	5V_S5(6A) 3D3V_S5(5A) 5V_AUX_S5 3D3V_AUX_S5	
RT8202		37
INPUTS	OUTPUTS	
DCBATOUT	LD05V_S0(10A)	
RT8202		38
INPUTS	OUTPUTS	
DCBATOUT	LD5V_S3(11A)	
RT9026		39
INPUTS	OUTPUTS	
5V_S5	DDR_VREF_S3(1.2A)	
CHARGER MAX8731A		41
INPUTS	OUTPUTS	
DCBATOUT	CHG_PWR 18V 6.0A	
CPU DC/DC ADP3207A		35
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE 0~1.3V 64A	
VGA ISL6263A		40
INPUTS	OUTPUTS	
DCBATOUT	VCC GFXCORE (7A)	

DIS

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: BLOCK DIAGRAM
 Size: JM41 Discrete
 Date: Tuesday, April 07, 2009

Rev: -1
 Sheet 1 of 48

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRS LPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH [3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218


Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled(Note2) 1 = The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3 DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

DIS


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Size A3	Document Number	Rev	
	JM41 Discrete	-1	
Date: Monday, April 06, 2009	Sheet 2	of	48



ICS9LPRS365YGLFT setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 6 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR#_C controls SRC0 pair (default), 1 = CR#_C controls SRC2 pair

EMI capacitor for Antenna team suggestion



PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1 = CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7# enabled (default) 1 = CR#_F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11# enabled (default) 1 = CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR#_H controls SRC10

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

DIS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size: Document Number **JM41_Discrete** Rev **-1**

Date: Monday, April 06, 2009 Sheet 3 of 48

7 H_A#(35..3) <<<>> H_A#(35..3)

H_DINV#(3..0) <<>> H_DINV#(3..0) 7
H_DSTBN#(3..0) <<>> H_DSTBN#(3..0) 7
H_DSTBP#(3..0) <<>> H_DSTBP#(3..0) 7
H_D#(63..0) <<>> H_D#(63..0) 7

Place testpoint on H_IERR# with a GND 0.1" away

Close to NB





Layout Note: *CPU_GTLREF# 0.5" max length.

Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5". Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".


Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

H DPRSTP# 1 TP10 TPAD14-GP
H DPSP# 1 TP69 TPAD14-GP
H DPWR# 1 TP62 TPAD14-GP
H PWRGD 1 TP12 TPAD14-GP
H CPUSLP# 1 TP68 TPAD14-GP
H INIT# 1 TP13 TPAD14-GP
H CPURST# 1 TP9 TPAD14-GP

Place these TP on button-side, easy to measure.



All place within 2" to CPU






緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (1 of 3)
Size: Document Number: Rev: -1
Date: Monday, April 06, 2009 Sheet 4 of 48

VCC_CORE

VCC_CORE

CPU1D 4 OF 6



layout note: "1D5V_VCCA_S0" as short as possible

Layout Note:
VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.









緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (2 of 3)



Size: Document Number: Rev: -1

Date: Monday, April 06, 2009 Sheet 5 of 48

Place these inside socket cavity on L8(North side Secondary)





Place these inside socket cavity on L8(North side Secondary)





NCTF_VSS8A4	A5	NCTF_VSS8A5	1	TP71	TPAD14-GP
NCTF_VSS8A1	A4	NCTF_VSS8A4	1	TP81	TPAD14-GP
NCTF_VSS8A14	A44	NCTF_VSS8A14	1	TP48	TPAD14-GP
NCTF_VSS8A1	B1	NCTF_VSS8A1	1	TP47	TPAD14-GP
NCTF_VSS8B0	B4	NCTF_VSS8B0	1	TP46	TPAD14-GP
NCTF_VSS8B0	BD40	NCTF_VSS8B0	1	TP48	TPAD14-GP
NCTF_VSS8B0	B4	NCTF_VSS8B0	1	TP46	TPAD14-GP
NCTF_VSS8D4	E1	NCTF_VSS8E1	1	TP51	TPAD14-GP
NCTF_VSS8E1					

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.



Place them near to the chip (< 0.5")





layout take note

Close to GMCH as 500 mils.

FOR Cantiga: 1.02k 1% ohm
Teenah: 1.3k ohm
CRT_IREF routing Trace width use 20 mil

for debug only

18 M_A_DQ[63.0] <<< M_A_DQ[63.0]

18 M_A_DQ0 AP46 SA_DQ_0
 M_A_DQ1 AU47 SA_DQ_1
 M_A_DQ2 AT46 SA_DQ_2
 M_A_DQ3 AR45 SA_DQ_3
 M_A_DQ4 AR45 SA_DQ_4
 M_A_DQ5 AN49 SA_DQ_5
 M_A_DQ6 AV50 SA_DQ_6
 M_A_DQ7 AP50 SA_DQ_7
 M_A_DQ8 AW47 SA_DQ_8
 M_A_DQ9 BD50 SA_DQ_9
 M_A_DQ10 AW49 SA_DQ_10
 M_A_DQ11 BA49 SA_DQ_11
 M_A_DQ12 BC49 SA_DQ_12
 M_A_DQ13 AV46 SA_DQ_13
 M_A_DQ14 BA47 SA_DQ_14
 M_A_DQ15 AY50 SA_DQ_15
 M_A_DQ16 BF49 SA_DQ_16
 M_A_DQ17 BC47 SA_DQ_17
 M_A_DQ18 BF50 SA_DQ_18
 M_A_DQ19 BF48 SA_DQ_19
 M_A_DQ20 BC43 SA_DQ_20
 M_A_DQ21 BE49 SA_DQ_21
 M_A_DQ22 BA43 SA_DQ_22
 M_A_DQ23 BF47 SA_DQ_23
 M_A_DQ24 BF42 SA_DQ_24
 M_A_DQ25 BC39 SA_DQ_25
 M_A_DQ26 BF44 SA_DQ_26
 M_A_DQ27 BF40 SA_DQ_27
 M_A_DQ28 BB40 SA_DQ_28
 M_A_DQ29 BF43 SA_DQ_29
 M_A_DQ30 BF38 SA_DQ_30
 M_A_DQ31 BE41 SA_DQ_31
 M_A_DQ32 BA15 SA_DQ_32
 M_A_DQ33 BE11 SA_DQ_33
 M_A_DQ34 BE15 SA_DQ_34
 M_A_DQ35 BE14 SA_DQ_35
 M_A_DQ36 BB14 SA_DQ_36
 M_A_DQ37 BC15 SA_DQ_37
 M_A_DQ38 BE13 SA_DQ_38
 M_A_DQ39 BF16 SA_DQ_39
 M_A_DQ40 BF10 SA_DQ_40
 M_A_DQ41 BC11 SA_DQ_41
 M_A_DQ42 BE9 SA_DQ_42
 M_A_DQ43 BC7 SA_DQ_43
 M_A_DQ44 BC7 SA_DQ_44
 M_A_DQ45 BC9 SA_DQ_45
 M_A_DQ46 BD6 SA_DQ_46
 M_A_DQ47 BF12 SA_DQ_47
 M_A_DQ48 AV6 SA_DQ_48
 M_A_DQ49 BE6 SA_DQ_49
 M_A_DQ50 AW7 SA_DQ_50
 M_A_DQ51 AY6 SA_DQ_51
 M_A_DQ52 AT10 SA_DQ_52
 M_A_DQ53 AW11 SA_DQ_53
 M_A_DQ54 AU11 SA_DQ_54
 M_A_DQ55 AW9 SA_DQ_55
 M_A_DQ56 AR11 SA_DQ_56
 M_A_DQ57 AT6 SA_DQ_57
 M_A_DQ58 AP6 SA_DQ_58
 M_A_DQ59 AL7 SA_DQ_59
 M_A_DQ60 AR7 SA_DQ_60
 M_A_DQ61 AT12 SA_DQ_61
 M_A_DQ62 AM6 SA_DQ_62
 M_A_DQ63 AU7 SA_DQ_63

NB1D 4 OF 10

SA_BS_0 BC21 >>> M_A_BS#0 18
 SA_BS_1 BJ21 >>> M_A_BS#1 18
 SA_BS_2 BJ41 >>> M_A_BS#2 18

SA_RAS# BH22 >>> M_A_RAS# 18
 SA_CAS# BK20 >>> M_A_CAS# 18
 SA_WE# BL15 >>> M_A_WE# 18

SA_DM_0 AT50 M_A_DM0 >>> M_A_DM[7.0] 18
 SA_DM_1 BB50 M_A_DM1 >>> M_A_DM[7.0] 18
 SA_DM_2 BB46 M_A_DM2 >>> M_A_DM[7.0] 18
 SA_DM_3 BE39 M_A_DM3 >>> M_A_DM[7.0] 18
 SA_DM_4 BB12 M_A_DM4 >>> M_A_DM[7.0] 18
 SA_DM_5 BF7 M_A_DM5 >>> M_A_DM[7.0] 18
 SA_DM_6 AV10 M_A_DM6 >>> M_A_DM[7.0] 18
 SA_DM_7 AR9 M_A_DM7 >>> M_A_DM[7.0] 18

SA_DQS_0 AR47 M_A_DQS0 >>> M_A_DQS[7.0] 18
 SA_DQS_1 BA45 M_A_DQS1 >>> M_A_DQS[7.0] 18
 SA_DQS_2 BE45 M_A_DQS2 >>> M_A_DQS[7.0] 18
 SA_DQS_3 BC41 M_A_DQS3 >>> M_A_DQS[7.0] 18
 SA_DQS_4 BC13 M_A_DQS4 >>> M_A_DQS[7.0] 18
 SA_DQS_5 BR10 M_A_DQS5 >>> M_A_DQS[7.0] 18
 SA_DQS_6 BA7 M_A_DQS6 >>> M_A_DQS[7.0] 18
 SA_DQS_7 AN7 M_A_DQS7 >>> M_A_DQS[7.0] 18

SA_DQS#_0 AR49 M_A_DQS#0 >>> M_A_DQS#[7.0] 18
 SA_DQS#_1 AW45 M_A_DQS#1 >>> M_A_DQS#[7.0] 18
 SA_DQS#_2 BC45 M_A_DQS#2 >>> M_A_DQS#[7.0] 18
 SA_DQS#_3 BA41 M_A_DQS#3 >>> M_A_DQS#[7.0] 18
 SA_DQS#_4 BA13 M_A_DQS#4 >>> M_A_DQS#[7.0] 18
 SA_DQS#_5 BA11 M_A_DQS#5 >>> M_A_DQS#[7.0] 18
 SA_DQS#_6 BA9 M_A_DQS#6 >>> M_A_DQS#[7.0] 18
 SA_DQS#_7 AN9 M_A_DQS#7 >>> M_A_DQS#[7.0] 18

SA_MA_0 BC23 M_A_A0 >>> M_A_A[14.0] 18
 SA_MA_1 BF22 M_A_A1 >>> M_A_A[14.0] 18
 SA_MA_2 BE31 M_A_A2 >>> M_A_A[14.0] 18
 SA_MA_3 BC31 M_A_A3 >>> M_A_A[14.0] 18
 SA_MA_4 BH25 M_A_A4 >>> M_A_A[14.0] 18
 SA_MA_5 BJ35 M_A_A5 >>> M_A_A[14.0] 18
 SA_MA_6 BB34 M_A_A6 >>> M_A_A[14.0] 18
 SA_MA_7 BH32 M_A_A7 >>> M_A_A[14.0] 18
 SA_MA_8 BB26 M_A_A8 >>> M_A_A[14.0] 18
 SA_MA_9 BF32 M_A_A9 >>> M_A_A[14.0] 18
 SA_MA_10 BA21 M_A_A10 >>> M_A_A[14.0] 18
 SA_MA_11 BC25 M_A_A11 >>> M_A_A[14.0] 18
 SA_MA_12 BH34 M_A_A12 >>> M_A_A[14.0] 18
 SA_MA_13 BH18 M_A_A13 >>> M_A_A[14.0] 18
 SA_MA_14 BE25 M_A_A14 >>> M_A_A[14.0] 18

DDR SYSTEM MEMORY A

CANTIGA-GS-GP-NF



17 M_B_DQ[63.0] <<< M_B_DQ[63.0]

M_B_DQ0 AP54 SB_DQ_0
 M_B_DQ1 AM52 SB_DQ_1
 M_B_DQ2 AR55 SB_DQ_2
 M_B_DQ3 AV54 SB_DQ_3
 M_B_DQ4 AM54 SB_DQ_4
 M_B_DQ5 AN53 SB_DQ_5
 M_B_DQ6 AT52 SB_DQ_6
 M_B_DQ7 AU53 SB_DQ_7
 M_B_DQ8 AW53 SB_DQ_8
 M_B_DQ9 AV52 SB_DQ_9
 M_B_DQ10 BB52 SB_DQ_10
 M_B_DQ11 BC53 SB_DQ_11
 M_B_DQ12 AV52 SB_DQ_12
 M_B_DQ13 AW55 SB_DQ_13
 M_B_DQ14 BD52 SB_DQ_14
 M_B_DQ15 BC55 SB_DQ_15
 M_B_DQ16 BF54 SB_DQ_16
 M_B_DQ17 BE51 SB_DQ_17
 M_B_DQ18 BH48 SB_DQ_18
 M_B_DQ19 BK48 SB_DQ_19
 M_B_DQ20 BE53 SB_DQ_20
 M_B_DQ21 BH52 SB_DQ_21
 M_B_DQ22 BK46 SB_DQ_22
 M_B_DQ23 BJ47 SB_DQ_23
 M_B_DQ24 BL45 SB_DQ_24
 M_B_DQ25 BJ45 SB_DQ_25
 M_B_DQ26 BL41 SB_DQ_26
 M_B_DQ27 BH44 SB_DQ_27
 M_B_DQ28 BH44 SB_DQ_28
 M_B_DQ29 BK40 SB_DQ_29
 M_B_DQ30 BJ39 SB_DQ_30
 M_B_DQ31 BK10 SB_DQ_31
 M_B_DQ32 BK10 SB_DQ_32
 M_B_DQ33 BH10 SB_DQ_33
 M_B_DQ34 BK6 SB_DQ_34
 M_B_DQ35 BH6 SB_DQ_35
 M_B_DQ36 BJ9 SB_DQ_36
 M_B_DQ37 BL11 SB_DQ_37
 M_B_DQ38 BG5 SB_DQ_38
 M_B_DQ39 BJ5 SB_DQ_39
 M_B_DQ40 BG3 SB_DQ_40
 M_B_DQ41 BF4 SB_DQ_41
 M_B_DQ42 BD4 SB_DQ_42
 M_B_DQ43 BA3 SB_DQ_43
 M_B_DQ44 BE5 SB_DQ_44
 M_B_DQ45 BF2 SB_DQ_45
 M_B_DQ46 BB4 SB_DQ_46
 M_B_DQ47 AY4 SB_DQ_47
 M_B_DQ48 BA1 SB_DQ_48
 M_B_DQ49 AP2 SB_DQ_49
 M_B_DQ50 AU1 SB_DQ_50
 M_B_DQ51 AT2 SB_DQ_51
 M_B_DQ52 AT4 SB_DQ_52
 M_B_DQ53 AV4 SB_DQ_53
 M_B_DQ54 AU3 SB_DQ_54
 M_B_DQ55 AR3 SB_DQ_55
 M_B_DQ56 AN1 SB_DQ_56
 M_B_DQ57 AP4 SB_DQ_57
 M_B_DQ58 AL3 SB_DQ_58
 M_B_DQ59 AJ1 SB_DQ_59
 M_B_DQ60 AK4 SB_DQ_60
 M_B_DQ61 AM4 SB_DQ_61
 M_B_DQ62 AH2 SB_DQ_62
 M_B_DQ63 AK2 SB_DQ_63

NB1E 5 OF 10

SB_BS_0 BJ13 >>> M_B_BS#0 17
 SB_BS_1 BK12 >>> M_B_BS#1 17
 SB_BS_2 BK38 >>> M_B_BS#2 17

SB_RAS# BE21 >>> M_B_RAS# 17
 SB_CAS# BH14 >>> M_B_CAS# 17
 SB_WE# BK14 >>> M_B_WE# 17

SB_DM_0 AP52 M_B_DM0 >>> M_B_DM[7.0] 17
 SB_DM_1 AY54 M_B_DM1 >>> M_B_DM[7.0] 17
 SB_DM_2 BJ49 M_B_DM2 >>> M_B_DM[7.0] 17
 SB_DM_3 BJ43 M_B_DM3 >>> M_B_DM[7.0] 17
 SB_DM_4 BH12 M_B_DM4 >>> M_B_DM[7.0] 17
 SB_DM_5 BD2 M_B_DM5 >>> M_B_DM[7.0] 17
 SB_DM_6 AY2 M_B_DM6 >>> M_B_DM[7.0] 17
 SB_DM_7 AJ3 M_B_DM7 >>> M_B_DM[7.0] 17

SB_DQS_0 AR53 M_B_DQS0 >>> M_B_DQS[7.0] 17
 SB_DQS_1 BA53 M_B_DQS1 >>> M_B_DQS[7.0] 17
 SB_DQS_2 BH50 M_B_DQS2 >>> M_B_DQS[7.0] 17
 SB_DQS_3 BK42 M_B_DQS3 >>> M_B_DQS[7.0] 17
 SB_DQS_4 BHH M_B_DQS4 >>> M_B_DQS[7.0] 17
 SB_DQS_5 BB2 M_B_DQS5 >>> M_B_DQS[7.0] 17
 SB_DQS_6 AV2 M_B_DQS6 >>> M_B_DQS[7.0] 17
 SB_DQS_7 AM2 M_B_DQS7 >>> M_B_DQS[7.0] 17


SB_DQS#_0 AT54 M_B_DQS#0 >>> M_B_DQS#[7.0] 17
 SB_DQS#_1 BB54 M_B_DQS#1 >>> M_B_DQS#[7.0] 17
 SB_DQS#_2 BJ51 M_B_DQS#2 >>> M_B_DQS#[7.0] 17
 SB_DQS#_3 BH42 M_B_DQS#3 >>> M_B_DQS#[7.0] 17
 SB_DQS#_4 BK8 M_B_DQS#4 >>> M_B_DQS#[7.0] 17
 SB_DQS#_5 BC3 M_B_DQS#5 >>> M_B_DQS#[7.0] 17
 SB_DQS#_6 AW3 M_B_DQS#6 >>> M_B_DQS#[7.0] 17
 SB_DQS#_7 AN3 M_B_DQS#7 >>> M_B_DQS#[7.0] 17

SB_MA_0 BJ15 M_B_A0 >>> M_B_A[14.0] 17
 SB_MA_1 BJ33 M_B_A1 >>> M_B_A[14.0] 17
 SB_MA_2 BH24 M_B_A2 >>> M_B_A[14.0] 17
 SB_MA_3 BA17 M_B_A3 >>> M_B_A[14.0] 17
 SB_MA_4 BF36 M_B_A4 >>> M_B_A[14.0] 17
 SB_MA_5 BF34 M_B_A5 >>> M_B_A[14.0] 17
 SB_MA_6 BK34 M_B_A6 >>> M_B_A[14.0] 17
 SB_MA_7 BJ37 M_B_A7 >>> M_B_A[14.0] 17
 SB_MA_8 BH40 M_B_A8 >>> M_B_A[14.0] 17
 SB_MA_9 BH16 M_B_A9 >>> M_B_A[14.0] 17
 SB_MA_10 BK36 M_B_A10 >>> M_B_A[14.0] 17
 SB_MA_11 BH38 M_B_A11 >>> M_B_A[14.0] 17
 SB_MA_12 BJ11 M_B_A12 >>> M_B_A[14.0] 17
 SB_MA_13 BL37 M_B_A13 >>> M_B_A[14.0] 17

DDR SYSTEM MEMORY B



CANTIGA-GS-GP-NF






38 VCC_AGX_SENSE AG13
 38 VSS_AGX_SENSE AE13
 VCC_AGX_SENSE AG13
 VSS_AGX_SENSE AE13

U60 (ISL6263AKRZ-1-GP) place near Cantiga
 CANTIGA-GS-GP-NF




VSS

VSS NCTF




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Cantiga (6 of 6)		
Size	Document Number	Rev
JM41 Discrete		-1
Date:	Monday, April 06, 2009	Sheet 12 of 48



PCI_GNT#0 and SPD_CS1# have weak internal Pull up



BOOT BIOS Strap

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
LPC(Default)		

A16 swap override strap

low = A16 swap override enable
high = default

PCI_GNT#3

GPI049 should be pulled down to GND only when using Teenah. When using Cantiga, this ball should be left as No Connect.

No Reboot Strap

SPKR LOW = Default
High = No Reboot

USB

Pair	Device
0	USB2
1	USB3
2	USB4
3	WIMAX
4	WEBCAM
5	NC
6	NC
7	BLUETOOTH
8	NC
9	USB1
10	MINIC2
11	Cardreader



These R need close SB within 600 mils

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ICH9-M (2 of 4)**

Size: Document Number: **JM41 Discrete** Rev: -1

Date: Monday, April 06, 2009 Sheet 14 of 48





DDR3 SOCKET_1






LCD/CCD CONN

Internal MIC





-1





Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LCD CONN	
Size Document Number	Rev -1
JM41 Discrete	
Date: Monday, April 06, 2009 Sheet 19 of 48	

Hsync & Vsync level shift




DDC_CLK & DATA level shift



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT BD CONN	
Size	Document Number	Rev	-1
Date: Monday, April 06, 2009		Sheet	20 of 48

SSD SATA Connector




www.kyuhuatvith.com

DIS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
HDD CONN		
Size	Document Number	Rev
	JM41 Discrete	-1
Date:	Monday, April 06, 2009	Sheet 21 of 48

www.kythuatvithinh.com


Internal Speaker




DIS

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO JACK			
Size	Document Number	JM41_Discrete	Rev -1
Date: Monday, April 06, 2009	Sheet 23	of 48	


www.kyocera.com.tw



www.kyocera.com.tw




www.kythuatchitinh.com






DIS



緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
POWER BUTTON CONN			
Size	Document Number	Rev	
A3	JM41_Discrete	-1	
Date:	Monday, April 06, 2009	Sheet	26 of 48



CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near thermal diode



ps. FAN1 POWER TRACE WIDTH MAY BE IN 25 MIL




Channel 1: CPU
Channel 2: Palmrest
Channel 3: T8

SHDN SEL


PULL UP RESISTOR	MODE OF OPERATION
<=4.7K OHM	EXTERNAL DIODE 1 SIMPLE MODE-BETA COMPENSATION DISABLED, REC DISABLED
6.8K OHM	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED, REC ENABLED
10K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
15K OHM	INTERNAL DIODE
22K OHM	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
>=33K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED

TRIP SET


Ttrip(degree)	RSET(1%)
85	562
86	604
87	649
88	698
89	750
90	787
91	845
92	909
93	953
94	1020
95	1100



GREEN ADAPTER CIRCUIT




Internal KeyBoard Connector




MB PIN DEFINE: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
 KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24






GOLDEN FINGER FOR DEBUG BOARD






DIS

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
BIOS			
Size	Document Number		Rev
	JM41_Discrete		-1
Date: Monday, April 06, 2009		Sheet 29	of 48


TOUCH PAD




DIS		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		Touch PAD	
Size	Document Number	JM41 Discrete	Rev -1
Date: Thursday, April 09, 2009	Sheet	30 of	48




DIS

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LED	
Size	Document Number
JM41_Discrete	
Date: Monday, April 06, 2009	Rev -1
Sheet 31	of 48



ODD Power




Run Power




www.kythuratvictinh.com




CPU_CORE
ISL6261A




RT8202 1D05V_S0




RT8202 1D5V_S3




GFX_CORE
ISL6263A




RT9026 0D9V_S0




Charger MAX8731A



TPS51125
5V/3D3V




Adapter




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Power Sequence Logic**
Size B Document Number **JM41_Discrete** Rev -1
Date: Monday, April 06, 2009 Sheet 33 of 48




I_{omax}=18A
OCP>=27A

CYNTREC 1.5uH
I_{dc}=9A 6.5*6.9*3
DCR=14mOhm




20090109




20090109

www.kythuatu.com

20090109




20090109



20090109


$$V_{out} = 0.75 * (1 + R_h/R_l)$$



www.kythuativinh.com

DIS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RT9026 0D75V	
Size A3	Document Number JM41 Discrete
Date: Monday, April 06, 2009	Rev -1
Sheet 37 of 48	




VGFXCORE I_{omax}=7A
OCP>10.5A

I_d=7A
Q_g=8.7-13nC
R_{dson}=23-30mohm

I_d=7.7A
Q_g=8.5-13nC
R_{dson}=16.5-21mohm

Close to choke
and on the same layer

Parallel



Iomax=7.8A, OCP>12A


$$V_{out} = 0.75 * (1 + R_h/R_l)$$

M92_LP core power


ALTV1	ALTV0	Vout
0	0	0.90V
0	1	1.09V
1	0	0.95V

M92_XT core power

ALTV1	ALTV0	Vout
0	0	0.90V
0	1	1.09V
1	0	1.2V




+1.5V to +1.5VS_RUN Transfer





+3VS to 3.3V_DELAY Transfer


3.3v (115mA)



+1.5v to PCIE 1.1V Transfer




<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.</p>		
<p>Title M92S2 power</p>		
Size	Document Number	Rev
Custom	JM41_Discrete	-1
Date: Monday, April 13, 2009	Sheet 40 of 48	





FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMSDSn+ = ATMSDSn+ TMSDSn- = ATMSDSn- TMSDSCLK+ = ATMDSCLK+ TMSDSCLK- = ATMDSCLK- BTMSDSn+ = High Impedance BTMSDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMSDSn+ TMSDSn- TMSDSCLK+ TMSDSCLK-
H	TMSDSn+ = BTMSDSn+ TMSDSn- = BTMSDSn- TMSDSCLK+ = BTMDSCLK+ TMSDSCLK- = BTMDSCLK- ATMSDSn+ = High Impedance ATMSDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMSDSn+ TMSDSn- TMSDSCLK+ TMSDSCLK-



\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1



DIS


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
PX SWITCH



Size A3 Document Number Rev -1

Date: Monday, April 06, 2009 Sheet 41 of 48

SSID = VIDEO






PCI EXPRESS INTERFACE



SSID = VIDEO

MVDDQ=1.5V FOR DDR3 MEMORY

DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R






ATI RESERVED CONFIGURATION STRAPS
 ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESE

GPIO3, H2SYNC, V2SYNC

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESE

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[9,13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x00	ST Microelectronics	M25P05A	0100
256MB	x00		M25P10A	0101
64MB	x01		M25P20	0101
32MB	x		M25P40	0101
512MB	x		M25P80	0101
1GB	x	Chinglis (formerly PMC)	Pm25LV512A	0100
2GB	x		Pm25LV010A	0101
4GB	x			

STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO0	Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO2	0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s
BIF_CLK_PM_EN	GPIO8	0= Disable CLKREQ#power management capability 1= Enable CLKREQ# power management capability
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
BIOS_ROM_EN (Internal PD)	GPIO_22_ROMCSB	Enable external BIOS ROM device 0= Disable external BIOS ROM device 1= Enable external BIOS ROM device
AUD[1] AUD[0] (Internal PD)	VGA_HS2SYNC VGA_VS2SYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI



DIS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: Document Number: **JM41_Discrete** Rev: -1

Date: Monday, April 06, 2009 Sheet 47 of 48

JM41/JM51 DIS Schematic EC Tracking Record
EC # / Page / Description / Part Affected

- EC SC01/11/connect NB1.A31 to GND(For power save)
- EC SC02/14/net DIS_EN pull high 10K to 3D3V_S0
- EC SC03/20/CN2.pin35 change to AGND
- EC SC04/22/R311 change to 39.2K
- EC SC05/22/U24.pin2 change to AGND
- EC SC06/26/BTB2.pin9 add stand by led control signal
- EC SC07/28/U16.pin66 add stand by led control signal
- EC SC08/28/add circuit to support green adapter
- EC SC09/28/net EJECT_BTN pull high 10K to 3D3V_S0
- EC SC10/31/add circuit to stand by led control
- EC SC11/40/change GPU power enable signal to ATI_PWR_ON#(low active)
- EC SC12/41/change U11 power plane to 1D8V_NB_S0

www.kythuatvithinh.com

DIS		緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehsh,		Taipei Hsien 221, Taiwan, R.O.C.	
HISTORY					
Size	Document Number	JM41 Discrete		Rev	-1
Date	Wednesday, April 16, 2008	Sheet	58	of	68