



HOMA 3G Block Diagram

Project code: 91.41601.001
 PCB P/N : 48.41601.011
 REVISION : -1 08204



SYSTEM DC/DC TPS51125		50
INPUTS	OUTPUTS	
DCBATOUT	5V_S5(7A)	
	3D3V_S5(7A)	
	5V_AUX_S5	
	3D3V_AUX_S5	
SYSTEM DC/DC TPS51124		51
INPUTS	OUTPUTS	
DCBATOUT	1D05V_S0(16A)	
	1D8V_S3(16A)	
RT9026	52	
1.8V_S3	DDR_VREF_S3(1.2A)	
G9131	52	
3D3V_S0	2D5V_S0(300mA)	
RT9018	52	
1D8V_S3	1D5V_S0(2.5A)	
CHARGER BQ24754		54
INPUTS	OUTPUTS	
DCBATOUT	CHG_PWR	
	1.8V 6.0A	
CPU DC/DC ISL6266A		49
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
	0-1.3V 38A	
GFX DC/DC ISL6263		53
INPUTS	OUTPUTS	
DCBATOUT	VCC_GFXCORE	
	0-1.3V 6.5A	



ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSPLVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration


Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3 DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/IHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIE disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Title	Document Number		Rev
Size A3	HOMA 3G		-1
Date: Friday, May 30, 2008	Sheet 2	of	56



ICS9LPRS3655KLT setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 =SRC8/SRC8# 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR#_C controls SRC0 pair (default), 1 = CR#_C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1 = CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7# enabled (default) 1 = CR#_F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11# enabled (default) 1 = CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR#_H controls SRC10

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: Clock Generator

Size: Document Number: HOMA 3G Rev: -1


Date: Friday, May 30, 2008 Sheet: 3 of 56

EMI capacitor for Antenna team suggestion



6 H_A#(35..3) <<<>> H_A#(35..3)

H_DIN#(3..0) <<>> H_DIN#(3..0) 6
H_DSTBN#(3..0) <<>> H_DSTBN#(3..0) 6
H_DSTBP#(3..0) <<>> H_DSTBP#(3..0) 6
H_D#(63..0) <<>> H_D#(63..0) 6



62.10079.001
2nd = 62.10053.401

Place testpoint on H_IERR# with a GND 0.1" away

PM_THRMTRIP-A# should connect to ICB# and MCH without T-ing PH # page48


Layout Note: "CPU_GTLREF0" 0.5" max length.

Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5" Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5"

Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

H DPRSTP# TP55 TPAD30
 H DPSLP# TP63 TPAD30
 H DPWR# TP79 TPAD30
 H PWRGD TP81 TPAD30
 H CPUSLP# TP78 TPAD30
 H INIT# TP60 TPAD30
 H CPURST# TP57 TPAD30

Place these TP on button-side, easy to measure.




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (1 of 2)**

Size: Document Number: Rev: -1

Date: Friday, May 30, 2008 Page: 4 of 56




H_SWING routing Trace width and Spacing use 10 / 20 mil







H_SWING Resistors and Capacitors close MCH 500 mil (MAX)

H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip (< 0.5")





Close to GMCH as 500 mils.

FOR Cantiga: 1.02k_19 ohm
CRT_IREF routing Trace width use 20 mil

FOR Cantiga: 500 ohm
Teena: 392 ohm

FOR Discrete change R1 to 0 ohm (66.R0036.ABL)

FOR Discrete, change to 0 ohm (66.R0036.ABL)

phoenix tsai 09/11/07

12 M_A_DQ[63.0] <<< M_A_DQ[63.0]

NB1D 4 OF 10

M A DQ0 AJ38 SA_DQ_0
M A DQ1 AJ41 SA_DQ_1
M A DQ2 AN38 SA_DQ_2
M A DQ3 AJ36 SA_DQ_3
M A DQ4 AJ40 SA_DQ_4
M A DQ5 AM44 SA_DQ_5
M A DQ6 AM42 SA_DQ_6
M A DQ7 AN43 SA_DQ_7
M A DQ8 AN44 SA_DQ_8
M A DQ9 AU40 SA_DQ_9
M A DQ10 AT38 SA_DQ_10
M A DQ11 AN41 SA_DQ_11
M A DQ12 AN39 SA_DQ_12
M A DQ13 AU44 SA_DQ_13
M A DQ14 AU42 SA_DQ_14
M A DQ15 AV39 SA_DQ_15
M A DQ16 AV37 SA_DQ_16
M A DQ17 BA40 SA_DQ_17
M A DQ18 BA40 SA_DQ_18
M A DQ19 BD43 SA_DQ_19
M A DQ20 AV41 SA_DQ_20
M A DQ21 AV43 SA_DQ_21
M A DQ22 BC41 SA_DQ_22
M A DQ23 BC40 SA_DQ_23
M A DQ24 AY37 SA_DQ_24
M A DQ25 BD38 SA_DQ_25
M A DQ26 AV37 SA_DQ_26
M A DQ27 AT36 SA_DQ_27
M A DQ28 AY38 SA_DQ_28
M A DQ29 BC39 SA_DQ_29
M A DQ30 AV36 SA_DQ_30
M A DQ31 AW36 SA_DQ_31
M A DQ32 BD13 SA_DQ_32
M A DQ33 AU11 SA_DQ_33
M A DQ34 BC11 SA_DQ_34
M A DQ35 BA12 SA_DQ_35
M A DQ36 AU13 SA_DQ_36
M A DQ37 AV13 SA_DQ_37
M A DQ38 BD12 SA_DQ_38
M A DQ39 BC12 SA_DQ_39
M A DQ40 BA9 SA_DQ_40
M A DQ41 BA9 SA_DQ_41
M A DQ42 AU10 SA_DQ_42
M A DQ43 AV9 SA_DQ_43
M A DQ44 BA11 SA_DQ_44
M A DQ45 BD9 SA_DQ_45
M A DQ46 AY8 SA_DQ_46
M A DQ47 BA6 SA_DQ_47
M A DQ48 AV5 SA_DQ_48
M A DQ49 AV7 SA_DQ_49
M A DQ50 AT9 SA_DQ_50
M A DQ51 AN8 SA_DQ_51
M A DQ52 AU5 SA_DQ_52
M A DQ53 AU6 SA_DQ_53
M A DQ54 AT5 SA_DQ_54
M A DQ55 AN10 SA_DQ_55
M A DQ56 AM11 SA_DQ_56
M A DQ57 AM5 SA_DQ_57
M A DQ58 AJ9 SA_DQ_58
M A DQ59 AJ8 SA_DQ_59
M A DQ60 AN12 SA_DQ_60
M A DQ61 AM13 SA_DQ_61
M A DQ62 AJ11 SA_DQ_62
M A DQ63 AJ12 SA_DQ_63

DDR SYSTEM MEMORY A

SA_BS_0 BD21 M A BS#0 12,14
SA_BS_1 BG18 M A BS#1 12,14
SA_BS_2 AT25 M A BS#2 12,14

SA_RAS# BB20 M A_RAS# 12,14
SA_CAS# BD20 M A_CAS# 12,14
SA_WE# AY20 M_A_WE# 12,14

SA_DM_0 AM37 M A DM0 M A DM[7.0] 12
SA_DM_1 AT41 M A DM1
SA_DM_2 AY41 M A DM2
SA_DM_3 AU39 M A DM3
SA_DM_4 BB12 M A DM4
SA_DM_5 AY6 M A DM5
SA_DM_6 AT7 M A DM6
SA_DM_7 AJ5 M A DM7

SA_DQS_0 AJ44 M A DQS0 M A DQS[7.0] 12
SA_DQS_1 AT44 M A DQS1
SA_DQS_2 BA43 M A DQS2
SA_DQS_3 BC37 M A DQS3
SA_DQS_4 AW12 M A DQS4
SA_DQS_5 BC8 M A DQS5
SA_DQS_6 AU8 M A DQS6
SA_DQS_7 AM7 M A DQS7 M A DQS#[7.0] 12

SA_DQS#_0 AJ43 M A DQS#0
SA_DQS#_1 AT43 M A DQS#1
SA_DQS#_2 BA44 M A DQS#2
SA_DQS#_3 BD37 M A DQS#3
SA_DQS#_4 AY12 M A DQS#4
SA_DQS#_5 BD8 M A DQS#5
SA_DQS#_6 AU9 M A DQS#6
SA_DQS#_7 AM8 M A DQS#7

SA_MA_0 BA21 M A A0 M A A[14.0] 12,14
SA_MA_1 BC24 M A A1
SA_MA_2 BG24 M A A2
SA_MA_3 BH24 M A A3
SA_MA_4 BG25 M A A4
SA_MA_5 BA24 M A A5
SA_MA_6 BD24 M A A6
SA_MA_7 BG27 M A A7
SA_MA_8 BE25 M A A8
SA_MA_9 AW24 M A A9
SA_MA_10 BC21 M A A10
SA_MA_11 BG26 M A A11
SA_MA_12 BH26 M A A12
SA_MA_13 BH17 M A A13
SA_MA_14 AY25 M A A14

CANTIGA-GM-GP-U-NF
71.CNTIG.00U

13 M_B_DQ[63.0] <<< M_B_DQ[63.0]

NB1E 5 OF 10

M B DQ0 AK47 SB_DQ_0
M B DQ1 AH46 SB_DQ_1
M B DQ2 AP47 SB_DQ_2
M B DQ3 AP46 SB_DQ_3
M B DQ4 AJ46 SB_DQ_4
M B DQ5 AJ48 SB_DQ_5
M B DQ6 AM48 SB_DQ_6
M B DQ7 AP48 SB_DQ_7
M B DQ8 AU47 SB_DQ_8
M B DQ9 AU46 SB_DQ_9
M B DQ10 AY48 SB_DQ_10
M B DQ11 AY48 SB_DQ_11
M B DQ12 AT47 SB_DQ_12
M B DQ13 AR47 SB_DQ_13
M B DQ14 BA47 SB_DQ_14
M B DQ15 BC47 SB_DQ_15
M B DQ16 BC46 SB_DQ_16
M B DQ17 BG43 SB_DQ_17
M B DQ18 BF43 SB_DQ_18
M B DQ19 BF45 SB_DQ_19
M B DQ20 BC41 SB_DQ_20
M B DQ21 BF40 SB_DQ_21
M B DQ22 BF41 SB_DQ_22
M B DQ23 BC38 SB_DQ_23
M B DQ24 BF38 SB_DQ_24
M B DQ25 BH35 SB_DQ_25
M B DQ26 BH35 SB_DQ_26
M B DQ27 BC35 SB_DQ_27
M B DQ28 BH40 SB_DQ_28
M B DQ29 BC38 SB_DQ_29
M B DQ30 BC34 SB_DQ_30
M B DQ31 BH34 SB_DQ_31
M B DQ32 BH14 SB_DQ_32
M B DQ33 BG12 SB_DQ_33
M B DQ34 BH11 SB_DQ_34
M B DQ35 BG8 SB_DQ_35
M B DQ36 BH12 SB_DQ_36
M B DQ37 BF8 SB_DQ_37
M B DQ38 BG7 SB_DQ_38
M B DQ39 BC5 SB_DQ_39
M B DQ40 BC6 SB_DQ_40
M B DQ41 AY3 SB_DQ_41
M B DQ42 AY3 SB_DQ_42
M B DQ43 BF6 SB_DQ_43
M B DQ44 BF5 SB_DQ_44
M B DQ45 BA1 SB_DQ_45
M B DQ46 BD3 SB_DQ_46
M B DQ47 AV2 SB_DQ_47
M B DQ48 AU3 SB_DQ_48
M B DQ49 AR3 SB_DQ_49
M B DQ50 AN2 SB_DQ_50
M B DQ51 AN2 SB_DQ_51
M B DQ52 AY2 SB_DQ_52
M B DQ53 AV1 SB_DQ_53
M B DQ54 AP3 SB_DQ_54
M B DQ55 AR1 SB_DQ_55
M B DQ56 AL1 SB_DQ_56
M B DQ57 AL2 SB_DQ_57
M B DQ58 AJ1 SB_DQ_58
M B DQ59 AH1 SB_DQ_59
M B DQ60 AM2 SB_DQ_60
M B DQ61 AM3 SB_DQ_61
M B DQ62 AJ3 SB_DQ_62
M B DQ63 AJ5 SB_DQ_63

SB_BS_0 BC16 M B BS#0 13,14
SB_BS_1 BB17 M B BS#1 13,14
SB_BS_2 BB33 M B BS#2 13,14

SB_RAS# AU17 M B_RAS# 13,14
SB_CAS# BG16 M B_CAS# 13,14
SB_WE# BF14 M_B_WE# 13,14

SB_DM_0 AM47 M B DM0 M_B DM[7.0] 13
SB_DM_1 AY47 M B DM1
SB_DM_2 BD40 M B DM2
SB_DM_3 BF35 M B DM3
SB_DM_4 BC11 M B DM4
SB_DM_5 BA3 M B DM5
SB_DM_6 AP1 M B DM6
SB_DM_7 AK2 M B DM7


SB_DQS_0 AL47 M B DQS0 M_B DQS[7.0] 13
SB_DQS_1 AV48 M B DQS1
SB_DQS_2 BC41 M B DQS2
SB_DQS_3 BG37 M B DQS3
SB_DQS_4 BH9 M B DQS4
SB_DQS_5 BB2 M B DQS5
SB_DQS_6 AU1 M B DQS6
SB_DQS_7 AN6 M B DQS7 M_B DQS#[7.0] 13

SB_DQS#_0 AL46 M B DQS#0
SB_DQS#_1 AV47 M B DQS#1
SB_DQS#_2 BH41 M B DQS#2
SB_DQS#_3 BH37 M B DQS#3
SB_DQS#_4 BG9 M B DQS#4
SB_DQS#_5 BC2 M B DQS#5
SB_DQS#_6 AT2 M B DQS#6
SB_DQS#_7 AN5 M B DQS#7

SB_MA_0 AV17 M B A0 M_B A[14.0] 13,14
SB_MA_1 BA25 M B A1
SB_MA_2 BC25 M B A2
SB_MA_3 AU25 M B A3
SB_MA_4 AW25 M B A4
SB_MA_5 BB28 M B A5
SB_MA_6 AU28 M B A6
SB_MA_7 AW28 M B A7
SB_MA_8 AT33 M B A8
SB_MA_9 BD33 M B A9
SB_MA_10 BB16 M B A10
SB_MA_11 AW33 M B A11
SB_MA_12 BH15 M B A12
SB_MA_13 BH15 M B A13
SB_MA_14 AU33 M B A14

DDR SYSTEM MEMORY B



CANTIGA-GM-GP-U-NF
71.CNTIG.00U



POWER

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title		
Cantiga (5 of 6)		
Size	Document Number	Rev
	HOMA 3G	-1
Date:	Friday, May 30, 2008	Sheet 10 of 56



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Cantiga (6 of 6)		
Size	Document Number	Rev
	HOMA 3G	-1
Date	Friday, May 30, 2008	Sheet 11 of 56

DDR2 SOCKET_2





www.kyathuatvith.com

PARALLEL TERMINATION










Decoupling Capacitor




LCD/INVERTER/CCD CONN

2008/05/28 -1
close to LCDconnector for EMI solution



Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	PWM
4	BLON
5	GND
6	GND




CCD Pin	
Pin	Symbol
1	GND
2	GND
3	5V
4	USB-
5	USB+



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


www.kythuativinh.com

Wireless ON/OFF
 Check Wireless Button left or right



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: SWITCH	
Size:	Document Number: HOMA 3G
Date: Friday, May 30, 2008	Sheet 16 of 56
Rev: -1	Rev: -1

LED



Power CN Test Point keep on connector side

NUM_LED#	TP47	AFTE30-GP
CAP_LED#	TP125	AFTE30-GP
MEDIA_LED#_1	TP122	AFTE30-GP
3D3V_S0	TP184	AFTE30-GP
	TP195	AFTE30-GP

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED&POWERBD CONN**


Size: **HOMA 3G**

Date: Friday, May 30, 2008


Sheet 17 of 56

Rev: -1


Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




Hsync & Vsync level shift



CRT I/F & CONNECTOR










DDC_CLK & DATA level shift



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

2008/04/01 SB





08/04/01 SB

08/04/03 SB

08/04/11 SB
close to SB1

08/04/01 SB

08/04/01 SB

HDD
ODD

integrated VccSus1_05,VccSus1_5,VccCLI_5	
INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccCLI_05	
LAN100_SLP	High=Enable Low=Disable






Layout note: R373 needs to be placed within 2" of ICH9, R379 must be placed within 2" of R373 w/o stub

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (1 of 4)**

Size: Document Number: **HOMA 3G** Rev: **-1**

Date: Friday, May 30, 2008 Sheet: 20 of 56



CLK_SELECT


CLK_SEL1	CLK_SEL0	CLK_SEL2
0	0	??
0	1	??
1	0	ICS
1	1	RTL

MIC IN

MIC_SEL LOW = Analog
HIGH = Digital






No Reboot Strap

SPKR LOW = Default
HIGH = No Reboot



USB

Pair	Device
0	USB1
1	USB4
2	USB2
3	DOCK USB
4	USB3
5	Bluetooth
6	FingerPrint
7	MINIC1
8	WBCAC
9	NEW1
10	MINIC2
11	NC



Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

ICH9-M (2 of 4)


HOMA 3G

Date: Friday, May 30, 2008

Sheet 21 of 56


These R need close SB within 600 mils

SB1E	5 OF 6		
AA26	VSS	VSS	J23
AA27	VSS	VSS	J26
AA3	VSS	VSS	J27
AA6	VSS	VSS	AC22
AB1	VSS	VSS	K28
AA23	VSS	VSS	K29
AB28	VSS	VSS	L13
AB29	VSS	VSS	L15
AB4	VSS	VSS	L2
AB5	VSS	VSS	L26
AC17	VSS	VSS	L27
AC26	VSS	VSS	L5
AC27	VSS	VSS	L7
AC3	VSS	VSS	M12
AD1	VSS	VSS	M13
AD10	VSS	VSS	M14
AD12	VSS	VSS	M15
AD13	VSS	VSS	M16
AD14	VSS	VSS	M17
AD17	VSS	VSS	M23
AD18	VSS	VSS	M28
AD21	VSS	VSS	M29
AD28	VSS	VSS	N11
AD29	VSS	VSS	N12
AD4	VSS	VSS	N13
AD5	VSS	VSS	N14
AD6	VSS	VSS	N15
AD7	VSS	VSS	N16
AD9	VSS	VSS	N17
AE12	VSS	VSS	N18
AE13	VSS	VSS	N26
AE14	VSS	VSS	N27
AE16	VSS	VSS	P12
AE17	VSS	VSS	P13
AE2	VSS	VSS	P14
AE20	VSS	VSS	P15
AE24	VSS	VSS	P16
AE3	VSS	VSS	P17
AE4	VSS	VSS	P2
AE6	VSS	VSS	P23
AE9	VSS	VSS	P28
AF13	VSS	VSS	P29
AF16	VSS	VSS	P4
AF18	VSS	VSS	P7
AF22	VSS	VSS	R11
AF26	VSS	VSS	R12
AF27	VSS	VSS	R13
AF5	VSS	VSS	R14
AF7	VSS	VSS	R15
AF9	VSS	VSS	R16
AG13	VSS	VSS	R17
AG16	VSS	VSS	R18
AG18	VSS	VSS	R28
AG20	VSS	VSS	T12
AG23	VSS	VSS	T13
AG3	VSS	VSS	T14
AG6	VSS	VSS	T15
AG9	VSS	VSS	T16
AH12	VSS	VSS	T17
AH14	VSS	VSS	T23
AH17	VSS	VSS	B26
AH19	VSS	VSS	U12
AH2	VSS	VSS	U13
AH22	VSS	VSS	U14
AH25	VSS	VSS	U15
AH28	VSS	VSS	U16
AH5	VSS	VSS	U17
AH8	VSS	VSS	AD23
AJ12	VSS	VSS	U26
AJ14	VSS	VSS	U27
AJ17	VSS	VSS	U3
AJ8	VSS	VSS	V1
B11	VSS	VSS	V13
B14	VSS	VSS	V15
B17	VSS	VSS	V23
B2	VSS	VSS	V28
B20	VSS	VSS	V29
B23	VSS	VSS	V4
B5	VSS	VSS	V5
B8	VSS	VSS	W26
C26	VSS	VSS	W27
C27	VSS	VSS	W3
E11	VSS	VSS	Y1
E14	VSS	VSS	Y28
E18	VSS	VSS	Y29
E2	VSS	VSS	Y4
E21	VSS	VSS	Y5
E24	VSS	VSS	AG28
E5	VSS	VSS	AH6
F8	VSS	VSS	AF2
E16	VSS	VSS	B25
F28	VSS	VSS	
F29	VSS	VSS	
G12	VSS	VSS	TP67 TPAD30
G14	VSS	VSS	TP68 TPAD30
G18	VSS	VSS	TP134 TPAD30
G21	VSS	VSS	TP70 TPAD30
G24	VSS	VSS	TP69 TPAD30
G26	VSS	VSS	TP71 TPAD30
G27	VSS	VSS	TP85 TPAD30
G8	VSS	VSS	TP86 TPAD30
H2	VSS	VSS	TP87 TPAD30
H23	VSS	VSS	TP83 TPAD30
H28	VSS	VSS	TP84 TPAD30
H29	VSS	VSS	TP80 TPAD30



ICH9M-GP-NF
71.ICH9M.00U


www.kythuovatvinh.com




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	ICH9-M (4 of 4)	
Size	Document Number	Rev
HOMA 3G		-1
Date: Friday, May 30, 2008	Sheet 23 of 56	


ODD Connector




 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
ODD		
Size	Document Number	Rev
HOMA 3G		-1
Date:	Friday, May 30, 2008	Sheet 24 of 56



SATA Connector

www.kythsuatvithinh.com



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
HDD CONN		
Size	Document Number	Rev
	HOMA 3G	-1
Date:	Friday, May 30, 2008	Sheet 25 of 56


BLUETOOTH MODULE



EC20 put near
 BLUE1 / all
 USB put one
 choke near
 connector by
 EMI request

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BLUETOOTH			
Size	Document Number		Rev
	HOMA 3G		-1
Date:	Friday, May 30, 2008	Sheet	26 of 56



MDC 1.5 CONN



緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **MDC**
 Size: **HOMA 3G**
 Document Number: **HOMA 3G**
 Rev: **-1**

Date: Friday, May 30, 2008 Sheet 27 of 56





www.kyuhuatvith.com

Finger printer

FP Conn. Test Point
keep on connector side

USBPP6_1	1	TP76	AFTE30-GP
USBP6_1	1	TP74	AFTE30-GP
FP_DETECT#	1	TP140	AFTE30-GP
FP_ID	1	TP141	AFTE30-GP
TP_LEFT	1	TP73	AFTE30-GP
TP_RIGHT	1	TP72	AFTE30-GP
3D3V_FP_S0	1	TP185	AFTE30-GP
	1	TP197	AFTE30-GP



For EMI

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Printer

Size

Document Number


HOMA 3G

Rev

-1

Date: Friday, May 30, 2008

Sheet 29 of 56



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Card Reader - OZ711MZ0**

Size	Document Number	Rev
		-1


DATE: Friday, May 30, 2008

HOMA 3G

Sheet 30 of 56

2008/03/27 SB follow 4P





2008/04/02 SB follow 4P






TestPad重設!!

20.K0276.014
2nd = 20.K0227.014

20.K0275.028



2008/04/11 SB
close to DB_CN2




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Card Reader Connector

Size: Document Number: **HOMA 3G** Rev: -1

Date: Friday, May 30, 2008 Sheet 31 of 56



Place PLLVDD/AVDDL CKT as close to chip as possible

R39 change to Bead for Transmitter Distortion




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		BCM5764
Size Custom	Document Number	HOMA 3G
Date: Friday, May 30, 2008	Sheet 32 of 56	Rev -1

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Connector

LAN Connector



HOMA 3G

HOMA 3G

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title


LAN CONN

Size A3 Document Number Rev -1

Date: Friday, May 30, 2008 Sheet 33 of 56




NEW1
20.F1090.026
 2nd = 62.10024.881 2008/03/20 SB




2008/03/10 SB
74.02231.A73
 2nd = 74.83351.073

Place them Near to Chip



Place them Near to Connector



www.kythuatvitetinh.com

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **NEW CARD**

Size: Document Number **HOMA 3G** Rev: -1

Date: Friday, May 30, 2008 Sheet 34 of 56

PCMCIA Socket

Cardbus I/F



CBB_D[15..0] <<>> CBB_D[15..0] 30

CBB_A[25..0] <<>> CBB_A[25..0] 30

CBB_IORD# 30
 CBB_IOWR# 30
 CBB_OE# 30
 CBB_WE# 30
 CBB_REG# 30
 CBB_RDY 30
 CBB_WP 30
 CBB_RESET# 30
 CBB_WAIT# 30
 CBB_INPACK# 30

CBB_CE1# 30
 CBB_CE2# 30

CBB_CD1# 31
 CBB_CD2# 31
 CBB_VS1# 31
 CBB_VS2# 31
 CBB_BVD1# 31




Place close to pin 19.
 C330 DUMMY-C2

Clock AC termination
 33MHz clock for 32-bit
 Cardbus card I/F


CARDBUS68P-26GP
62.10024.951
 2nd = 62.10024.921

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PCMCIA	
Size A3	Document Number HOMA 3G
Date: Friday, May 30, 2008	Sheet 35 of 56
Rev -1	


Mini Card Connector(WLAN)





Place near MINIC1



Mini Card Connector(Robson2 and 3G) Support debug-card



Place near MINIC2




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.







Title: **MINI & SIM CARD**

Size A3 Document Number: **HOMA 3G** Rev: **-1**


Date: Friday, May 30, 2008 Sheet 36 of 56




AUDIO OP AMPLIFIER




LINE IN




Internal Microphone




MIC IN




LINE OUT




Internal Speaker



SPKR1 Conn. Test Point keep on connector side




INTMIC1 Conn. Test Point keep on connetor side




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
AUDIO JACK		
Size	Document Number	Rev
	HOMA 3G	-1
Date: Friday, May 30, 2008	Sheet 40 of 56	




FOR KBC DEBUG





Internal Keyboard Connector



KB1 Conn. Test Point
keep on connector side





MB PIN DEFINE: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
 MB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24




TOUCH PAD Conn. Test Point
keep on connector side

TOUCH PAD





16M Bits
SPI FLASH ROM




2M Bits
SPI FLASH ROM







Close to ICH9M

www.kythuativinh.com

2008/04/11 SB
close to U21 position before this



Cover Up Switch




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAUNCH**


Size: Document Number: **HOMA 3G** Rev: -1

Date: Friday, May 30, 2008 Sheet 43 of 56




DOCK TMD5_SDA
DOCK TMD5_SCL

66.15236.04L




20.F1257.001


DOCK



2008/04/11 SB




CRT R SYS 1 CRT R 1 NoDOCK
 CRT G SYS 1 CRT G 1 NoDOCK
 CRT B SYS 1 CRT B 1 NoDOCK



68.00230.021
 68.00230.021
 68.00230.021

DOCKDOCKDOCK

CRT SWITCH




Function	CRT
SYSTEM	H
DOCK	L

73.53257.B0C
 DOCK
 2nd = 73.03257.A07

2008/03/13 SB

2008/04/01 SB



DOCKDOCKDOCK


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: EASY PORT4 (1/2)



Size: A3 Document Number: HOMA 3G Rev: -1

Date: Friday, May 30, 2008 Sheet: 44 of 56

LAN switch



Function	SEL	
to An	L	DOCK
to Bn	H	SYSTEM



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **EASY PORT4 (2/2)**

Size A4 | Document Number: **HOMA 3G** | Rev: **-1**

Date: Friday, May 30, 2008 | Sheet 45 of 56


NV SMBus
 A(pin143&145) : VGA(CRT) / DOCK
 B(pin218&220) : DVI
 C(pin208&210) : HDMI / TPI / LVDS

Put near graphic connector




Aux Power

3D3V_AUX_S5



2008/04/02 SB

Run Power



2008/03/10 SB

2nd = 84.00610.C31


84.S0610.E3

2N7002DW-1-GP

84.27002.D3F

2nd = 84.27002.C3F

DIS



2008/04/02 SB

2nd = DY / 84.03904.L06


2008/03/10 SB

83.00016.B11


2nd = 83.00016.F11 / 83.00016.G11

www.kytheratech.com


CPU_CORE
ISL6266A




TPS51125
5V/3D3V




RT9018A
1D5V_S0



RT9026 0D9V_S0




GFX_CORE
ISL6263A




G9131 2D5V_S0




Charger BQ24750




TPS51124
1D8V/1D05V




Adapter



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Iomax=7A
 OCP min = 10A

Cyntec 7*7*3
 DCR=30mohm, Irating=6A
 Isat=13.5A

Iomax=6A
 OCP min = 10A


Cyntec 7*7*3
 DCR=18mohm, Irating=8A
 Isat=14A



Close to VFB Pin (pin5)

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title	DCDC 5V/3D3V (TPS51125)		
Size	Document Number	Rev	
A3		-1	
Date: Friday, May 30, 2008	Sheet 50	of 56	




2008/04/08

2008/04/11 SB

$$V_{trip}(mV) = R_{trip}(Kohm) * I_{0}(uA)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out}) / V_{in})$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1+R2) / R2$ --> PWM mode

$V_{out} = 0.764V * (R1+R2) / R2$ --> Skip Mode


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D8V 1D05V**



Size A3 Document Number **HOMA 3G** Rev -1


Date: Friday, May 30, 2008 Sheet 51 of 56

1D5V_S0
Iomax=2.5A






2D5V_S0
Iomax=0.3A





20070927


6236A_VID4 1 R213 2 0R0402-PAD-4
 6236A_VID3 1 R211 2 0R0402-PAD-3
 6236A_VID2 1 R208 2 0R0402-PAD-2
 6236A_VID1 1 R209 2 0R0402-PAD-1
 6236A_VID0 1 R210 2 0R0402-PAD-0






R26 for Intel GPU/With Load line
 R27 for ATI GPU/Without Load line

Parallel

Place close to L1




Vendor suggest added decoupling capacitor in CSSN to ground.




2008/03/27 SB add 2nd source


Adaptor in to generate DCBATOUT




KB Conn. Test Point keep on connector side



MAIN BATTERY CONNECTOR




BAT1 Conn. Test Point keep on connector side





緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title			AD&BTY CONNECTER
Size	Document Number		
Date: Friday, May 30, 2008			Rev HOMA 3G -1
Sheet		55	of 56




2008/04/11 SB 2008/04/08 SB



Stand off Location



2008/04/14 SB




2008/04/09 SB

2008/04/14 SB



Check test point

3D3V_S0	TP104	AFTE30-GP
3D3V_AUX_S5	TP101	AFTE30-GP
3D3V_S5	TP103	AFTE30-GP
5V_S5	TP105	AFTE30-GP
21.41 PM_PWRBTN#	TP107	AFTE30-GP
4.20.47 H_PWRGD	TP108	AFTE30-GP
41.50 S5_ENABLE	TP106	AFTE30-GP
4.6 H_CPURST#	TP109	AFTE30-GP

Test Point放在Dimm Door打開可量測處



2008/04/14 SB



DY DY DY DY