



ZA3 PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : BOT

ZA3(11.6") Block Diagram






Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number	Rev
	BLOCK DIAGRAM	1A
Date:	Sunday, March 08, 2009	Sheet 1 of 34

ZA3 Power On Sequence



BOM naming rule

Items	Function	Name	Description
1	PATA TO SATA BRIDGE	8040@	Marvell 88SE8040
2	PATA TO SATA BRIDGE	330@	Jmicron JMH330
3	3G Module	3G@	
4	FAN Module	FAN_PWM@	PWM FAN
5			
6			


Poulsbo SCH SMBUS Table

	CLK GEN	RAM	Mini Card (WLAN/WMAX)	Mini Card (3G)
(SMB_DATA) / (SMB_CLK) (+3V)	V	V	V	V
Power Plane	+3V	+3V	+3V	+3VSUS
MOS CKT	Reserve	Reserve	Reserve	Reserve

EC SMBUS Table

	Battery	CPU thermal Sensor	EC EEPROM
EC775 SDA1 / SCL1 (+3VPCU)	V		
EC775 SDA2 / SCL2 (+3VPCU)		V	V
Power Plane	+3VPCU	+3V	+3VPCU
MOS CKT	X	Stuff	X

Clock Generator(CLK)



To Card Reader CLK
To SCH Oscillator CLK


	SLG8SP513VTR (AL8SP513000)	ICS9LPRS365 (ALPRS365000)	PULL HIGH	PULL DOWN
Pin 11	PCI2/TME	PCI2/TME	NO OVERCLOCKING (default)	NORMAL RUN
Pin 13	PCI4/27_Select	PCI_4/SEL_LCDCLK#	PIN 24/25 IS 27MHz	PIN 24/25 IS SRC/DOT (default)
Pin 14	PCIF-5/ITP_EN	PCIF-5/ITP_EN	PIN 53/54 IS CPUITP	PIN 53/54 IS SRC8 (default)

<MAIN> : SLG8SP513VTR(AL8SP513000)
<SECOND> : ICS9LPRS365BKLF(ALPRS365000)

SEL2 SEL1 SEL0 Frequency select



FSC	FSB	FSA	CPU	SRC	PCI	States
1	0	1	100	100	33	
0	0	1	133	100	33	Default

Clock Gen I2C





Modify R39 R36 footprint from RC0402 to SHORT0402 for 0 ohm cost down rev.c 20090301


EMI



CLK GEN & PWR



Change R43 P/N from CS00002JB38 to CS31002JB28 rev.c 20090301




Quanta Computer Inc.

PROJECT : Z8


Size	Document Number	Rev
	CLOCK GEN(CK505)	1A
Date:	Sunday, March 08, 2009	Sheet 3 of 34

hexa@normal.com


Silverthorne(CPU)




Note : H_FERR# for layout length must be greater than 150mils 20081128




For intel suggest R115 connect to +1.05V_C6_OFF 20081218




Modify JETC pins for Boundary Scan rev.b 20090205




CPU Thermal monitor (THM)



FAN (THM)



Thermal Trip (CPU)




Change R88 P/N from CS05602JB17 to CS11202JB21 rev.c 20090301

Change R81 P/N from CS00002JB38 to CS02402JB11 rev.c 20090301

Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number	Rev
	Silverthorne CPU(01_HOST)	1A
Date:	Sunday, March 08, 2009	Sheet 4 of 34

Silverthorne(CPU)








Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number	Rev
	Silverthorne CPU(02_HOST)	1A
Date:	Sunday, March 08, 2009	Sheet 5 of 34

hexainf@hotmail.com

Silverthorne(CPU)



For Design Guide VCCSENSE pull up 100ohm to VCC_CORE 20081206


Quanta Computer Inc.
PROJECT : ZA3

Size: Document Number
Silverthorne CPU(03_Power)

Date: Sunday, March 08, 2009 Sheet 6 of 34


Rev
1A

Poulsbo(CLG)



FSB Clock

	FSB/DDR
CFG0 H	133
CFG0 L	100



Modify R150
from CPU side
to SCH side
rev.c
20090301


Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number	Rev
	Poulsbo(01_HOST)	1A
Date:	Sunday, March 08, 2009	Sheet 7 of 34


hexainf@hotmail.com

Poulsbo(CLG)

Stuff R312 for Keyboard
and TP issues rev.c
20090228



Add R333 R334
R335 R336 for
LPC AD0-AD3
rev.c 20090301





EMI




RTC Battery
SANYO: AHL03001502 ; ML1220-CM11
MATSUSHITA: AHL03001405 ; ML1220/USTC/TSB1
MAXELL: AHL03001404 ; ML1220-ZR1S

RTC(RTC)




Add T60 T61 T62 T63
test point for
Boundary Scan rev.b
20090205

SCH_RSVD1 : (LPC_CLKOUT0 buffer strength)
0 = 1 Load driver strength
1 = 2 Load driver strength
*** intel has integrated 300k pull-up



SDVO to CRT









Change C233 C231 C243
C240 C239 C238 C237
C235 from SDVO chip
side to SCH side rev.c
20090301

PCIE TO LAN

PCIE TO WLAN/WMAX

Poulsbo(CLG)


- 0--MB USB PORT1
- 1--MB USB PORT2
- 2--DB USB PORT3
- 3--CCD Module
- 4--BT Module
- 5--MINI WLAN/WMAX
- 6--CARD READER
- 7--MINI 3G Module



ID1	ID0	Functions
0	0	
0	1	
1	0	
1	1	

* : Default


Change R186 R184 R309 R296
P/N from CS31002JB28 to
CS21002JB34 rev.c 20090301





GPIO3	GPIO0	CMC Base Add.
0	0	FFFB000h
0	1	FFFC000h
1	0	FFFD000h(*)
1	1	FFFE000h

* : Default




XDP/ITP Debug Test Points




Modify JETC pins for Boundary
Scan rev.b 20090205




Change R297 from
+3V_S5 to +3V
for SMI# rev.c
20090304



For intel suggest add R295 pull
down 20081218



SCH GFX Clock
SCH GFX SS Clock



Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number	Rev
Poulsbo(03_USB/PATA/HD)	1A	1A
Date:	Sunday, March 08, 2009	Sheet 9 of 34

Del RN8 and Add R337 R338 to SCH
SMBUS rev.c 20090301

hexainf@hotmail.com

Poulsbo(CLG)


13 SMA_DQ[63..0]

SMA_DQ0	BG49	SM_DQ0
SMA_DQ1	BG47	SM_DQ1
SMA_DQ2	BE45	SM_DQ2
SMA_DQ3	BC43	SM_DQ3
SMA_DQ4	BE47	SM_DQ4
SMA_DQ5	BC47	SM_DQ5
SMA_DQ6	BC45	SM_DQ6
SMA_DQ7	BK44	SM_DQ7
SMA_DQ8	BK42	SM_DQ8
SMA_DQ9	BG41	SM_DQ9
SMA_DQ10	BK40	SM_DQ10
SMA_DQ11	BC41	SM_DQ11
SMA_DQ12	BG43	SM_DQ12
SMA_DQ13	BJ43	SM_DQ13
SMA_DQ14	BJ39	SM_DQ14
SMA_DQ15	BG39	SM_DQ15
SMA_DQ16	BC39	SM_DQ16
SMA_DQ17	BK38	SM_DQ17
SMA_DQ18	BK37	SM_DQ18
SMA_DQ19	BK36	SM_DQ19
SMA_DQ20	BJ37	SM_DQ20
SMA_DQ21	BG35	SM_DQ21
SMA_DQ22	BJ35	SM_DQ22
SMA_DQ23	BC35	SM_DQ23
SMA_DQ24	BK34	SM_DQ24
SMA_DQ25	BG31	SM_DQ25
SMA_DQ26	BG33	SM_DQ26
SMA_DQ27	BK30	SM_DQ27
SMA_DQ28	BC33	SM_DQ28
SMA_DQ29	BJ33	SM_DQ29
SMA_DQ30	BJ31	SM_DQ30
SMA_DQ31	BC31	SM_DQ31
SMA_DQ32	BJ29	SM_DQ32
SMA_DQ33	BG29	SM_DQ33
SMA_DQ34	BK28	SM_DQ34
SMA_DQ35	BC29	SM_DQ35
SMA_DQ36	BE27	SM_DQ36
SMA_DQ37	BK26	SM_DQ37
SMA_DQ38	BG25	SM_DQ38
SMA_DQ39	BJ25	SM_DQ39
SMA_DQ40	BC25	SM_DQ40
SMA_DQ41	BG23	SM_DQ41
SMA_DQ42	BK22	SM_DQ42
SMA_DQ43	BJ21	SM_DQ43
SMA_DQ44	BK24	SM_DQ44
SMA_DQ45	BJ23	SM_DQ45
SMA_DQ46	BG21	SM_DQ46
SMA_DQ47	BC21	SM_DQ47
SMA_DQ48	BK20	SM_DQ48
SMA_DQ49	BJ19	SM_DQ49
SMA_DQ50	BG17	SM_DQ50
SMA_DQ51	BJ17	SM_DQ51
SMA_DQ52	BG19	SM_DQ52
SMA_DQ53	BC19	SM_DQ53
SMA_DQ54	BC17	SM_DQ54
SMA_DQ55	BK16	SM_DQ55
SMA_DQ56	BG15	SM_DQ56
SMA_DQ57	BC15	SM_DQ57
SMA_DQ58	BJ13	SM_DQ58
SMA_DQ59	BK12	SM_DQ59
SMA_DQ60	BK14	SM_DQ60
SMA_DQ61	BJ15	SM_DQ61
SMA_DQ62	BC13	SM_DQ62
SMA_DQ63	BC11	SM_DQ63

U15D

DDR SYSTEM MEMORY

SM_BS0	BC27	SMA_BS0	13
SM_BS1	BE25	SMA_BS1	13
SM_BS2	BA35	SMA_BS2	13
SM_CK0	BG45	SMA_CK0	13
SM_CK1	BE11	SMA_CK1	13
SM_CK0#	BJ45	SMA_CK#0	13
SM_CK1#	BG11	SMA_CK#1	13
SM_CKE0	BE39	SMA_CKE0	13
SM_CKE1	BE37	SMA_CKE1	13
SM_DQS0	BJ47	SMA_DQS0	13
SM_DQS1	BJ41	SMA_DQS1	13
SM_DQS2	BC37	SMA_DQS2	13
SM_DQS3	BK32	SMA_DQS3	13
SM_DQS4	BG27	SMA_DQS4	13
SM_DQS5	BE23	SMA_DQS5	13
SM_DQS6	BK18	SMA_DQS6	13
SM_DQS7	BG13	SMA_DQS7	13
SM_MA0	BJ27	SMA_MA0	13
SM_MA1	BA19	SMA_MA1	13
SM_MA2	BA27	SMA_MA2	13
SM_MA3	BA25	SMA_MA3	13
SM_MA4	BE29	SMA_MA4	13
SM_MA5	BC23	SMA_MA5	13
SM_MA6	BE31	SMA_MA6	13
SM_MA7	BA31	SMA_MA7	13
SM_MA8	BA33	SMA_MA8	13
SM_MA9	BA29	SMA_MA9	13
SM_MA10	BE17	SMA_MA10	13
SM_MA11	BE35	SMA_MA11	13
SM_MA12	BE33	SMA_MA12	13
SM_MA13	BE19	SMA_MA13	13
SM_MA14	BA37	SMA_MA14	13
SM_VREF	BE43	SM_VREF_MCH	
SM_RAS#	BE21	SMA_RAS#	13
SM_CAS#	BA13	SMA_CAS#	13
SM_WE#	BA17	SMA_WE#	13
SM_CS#0	BA23	SMA_CS#0	13
SM_CS#1	BA15	SMA_CS#1	13
SM_RCOMP0	BE13	SM_RCOMP0	R107 30.1/F_4 VTERM
SM_RCVENIN	BA39	SM_REVENIN	R111 Short_4
SM_RCVENOUT	BE41	SM_RCVENOUT	




Modify R111 footprint from RC0402 to SHORT0402 for 0 ohm cost down rev.c 20090301

Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number Poulsbo(04_MEM)	Rev 1A
Date:	Sunday, March 08, 2009	Sheet 10 of 34

Poulsbo(CLG)



VCC



Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number	Rev
	Poulsbo(05_Power)	1A
Date:	Sunday, March 08, 2009	Sheet 11 of 34

hexrain@hotmail.com

Modify R126 footprint from RC0603 to SHORT0603 for 0 ohm cost down rev.c 20090301




Change C163 C136 connect SCH_VCCSUS3 power net: 20090223

Poulsbo(CLG)

U15F				
BH30	VSS_1	VSS_76	BB24	
BH28	VSS_2	VSS_77	BB22	
BH26	VSS_3	VSS_84	BA7	
BH24	VSS_4	VSS_85	BA5	
BH22	VSS_5	VSS_86	BA3	
BH20	VSS_6	VSS_87	AY46	
BH18	VSS_7	VSS_88	AY44	
BH16	VSS_8	VSS_89	AY40	
BH14	VSS_9	VSS_90	AY38	
BH12	VSS_10	VSS_91	AY36	
BH10	VSS_11	VSS_92	AY34	
BH08	VSS_12	VSS_93	AY30	
BH06	VSS_13	VSS_94	AY28	
BG5	VSS_14	VSS_95	AY28	
BG3	VSS_15	VSS_96	AY24	
BC1	VSS_16	VSS_97	AY22	
BF50	VSS_17	VSS_98	AY22	
BF48	VSS_18	VSS_99	AY18	
BF46	VSS_19	VSS_100	AY18	
BF44	VSS_20	VSS_101	AY16	
BF42	VSS_21	VSS_102	AY12	
BF40	VSS_22	VSS_103	AY14	
BF38	VSS_23	VSS_104	AW49	
BF36	VSS_24	VSS_105	AW47	
BF34	VSS_25	VSS_106	AW39	
BF32	VSS_26	VSS_107	AW15	
BF30	VSS_27	VSS_108	AW11	
BF28	VSS_28	VSS_109	AW9	
BF26	VSS_29	VSS_110	AW7	
BF24	VSS_30	VSS_111	AV5	
BF22	VSS_31	VSS_112	AV3	
BF20	VSS_32	VSS_113	AV6	
BF18	VSS_33	VSS_114	AV4	
BF16	VSS_34	VSS_115	AV2	
BF14	VSS_35	VSS_116	AV0	
BF12	VSS_36	VSS_117	AV4	
BE9	VSS_37	VSS_118	AV4	
BE7	VSS_38	VSS_119	AV35	
BE5	VSS_39	VSS_120	AV35	
BE3	VSS_40	VSS_121	AV33	
BD46	VSS_41	VSS_122	AV29	
BD44	VSS_42	VSS_123	AV29	
BD42	VSS_43	VSS_124	AV27	
BD40	VSS_44	VSS_125	AV23	
BD38	VSS_45	VSS_126	AV23	
BD36	VSS_46	VSS_127	AV21	
BD34	VSS_47	VSS_128	AV19	
BD32	VSS_48	VSS_129	AV17	
BD30	VSS_49	VSS_130	AV15	
BD28	VSS_50	VSS_131	AV11	
BD26	VSS_51	VSS_132	AV9	
BD24	VSS_52	VSS_133	AV7	
BD22	VSS_53	VSS_134	AV5	
BD20	VSS_54	VSS_135	AV3	
BD18	VSS_55	VSS_136	AV6	
BD16	VSS_56	VSS_137	AV4	
BD14	VSS_57	VSS_138	AT42	
BD12	VSS_58	VSS_139	AT40	
BD10	VSS_59	VSS_140	AT14	
BD08	VSS_60	VSS_141	AR49	
BD06	VSS_61	VSS_142	AR47	
BD04	VSS_62	VSS_143	AR41	
BD02	VSS_63	VSS_144	AR39	
BC3	VSS_64	VSS_145	AR35	
BB46	VSS_65	VSS_146	AR33	
BB44	VSS_66	VSS_147	AR31	
BB42	VSS_67	VSS_148	AR27	
BB40	VSS_68	VSS_149	AR23	
BB38	VSS_69	VSS_150	AR25	
BB36	VSS_70	VSS_151	AR21	
BB34	VSS_71	VSS_152	AR23	
BB32	VSS_72	VSS_153	AR19	
BB30	VSS_73	VSS_154	AR15	
BB28	VSS_74	VSS_155	AR17	
BB26	VSS_75	VSS_156	AR11	
BB24	VSS_76	VSS_157	AR9	
BB22	VSS_77	VSS_158	AR7	
BB20	VSS_78	VSS_159	AR5	
BB18	VSS_79	VSS_160	AR3	
BB16	VSS_80	VSS_161	AP46	
BB14	VSS_81	VSS_162	AP44	
BB12	VSS_82	VSS_163	AP42	
BB10	VSS_83	VSS_164	AP40	
BB08	VSS_84	VSS_165	AP14	
AM44	VSS_85	VSS_166	AN39	
AM42	VSS_86	VSS_167	AN37	
AM40	VSS_87	VSS_168	AN35	
AM38	VSS_88	VSS_169	AN33	
AM36	VSS_89	VSS_170	AN29	
AM34	VSS_90	VSS_171	AN27	
AM32	VSS_91	VSS_172	AN25	
AM30	VSS_92	VSS_173	AN23	
AM28	VSS_93	VSS_174	AN21	
AM26	VSS_94	VSS_175	AN19	
AM24	VSS_95	VSS_176	AN17	
AM22	VSS_96	VSS_177	AN15	
AM20	VSS_97	VSS_178	AN13	
AM18	VSS_98	VSS_179	AN9	
AM16	VSS_99	VSS_180	AN7	
AM14	VSS_100	VSS_181	AN5	
AM12	VSS_101	VSS_182	AN3	
AM10	VSS_102	VSS_183	AM46	
AM08	VSS_103	VSS_184	AL7	
AM06	VSS_104	VSS_185	AL5	
AL3	VSS_105	VSS_186	AL5	

U15G				
W35	VSS_293	W33	VSS_293	
W33	VSS_293	W31	VSS_295	
W31	VSS_295	W29	VSS_296	
W29	VSS_296	W27	VSS_297	
W27	VSS_297	W25	VSS_298	
W25	VSS_298	W23	VSS_299	
W23	VSS_299	W21	VSS_300	
W21	VSS_300	W19	VSS_301	
W19	VSS_301	W17	VSS_302	
W17	VSS_302	W15	VSS_303	
W15	VSS_303	W13	VSS_304	
W13	VSS_304	W11	VSS_305	
W11	VSS_305	W9	VSS_306	
W9	VSS_306	W7	VSS_307	
W7	VSS_307	W5	VSS_308	
W5	VSS_308	W3	VSS_309	
W3	VSS_309	W1	VSS_310	
W1	VSS_310	A41	VSS_163	
A41	VSS_163	A47	VSS_162	
A47	VSS_162	A53	VSS_161	
A53	VSS_161	AK14	VSS_160	
AK14	VSS_160	AK10	VSS_159	
AK10	VSS_159	AK6	VSS_157	
AK6	VSS_157	A15	VSS_179	
A15	VSS_179	A19	VSS_178	
A19	VSS_178	A23	VSS_177	
A23	VSS_177	A27	VSS_176	
A27	VSS_176	A31	VSS_175	
A31	VSS_175	A35	VSS_174	
A35	VSS_174	A39	VSS_173	
A39	VSS_173	A43	VSS_172	
A43	VSS_172	A47	VSS_171	
A47	VSS_171	A51	VSS_170	
A51	VSS_170	A55	VSS_169	
A55	VSS_169	A59	VSS_168	
A59	VSS_168	A63	VSS_167	
A63	VSS_167	A67	VSS_166	
A67	VSS_166	A71	VSS_165	
A71	VSS_165	A75	VSS_164	
A75	VSS_164	A79	VSS_163	
A79	VSS_163	A83	VSS_162	
A83	VSS_162	A87	VSS_161	
A87	VSS_161	A91	VSS_160	
A91	VSS_160	A95	VSS_159	
A95	VSS_159	A99	VSS_158	
A99	VSS_158	A103	VSS_157	
A103	VSS_157	A107	VSS_156	
A107	VSS_156	A111	VSS_155	
A111	VSS_155	A115	VSS_154	
A115	VSS_154	A119	VSS_153	
A119	VSS_153	A123	VSS_152	
A123	VSS_152	A127	VSS_151	
A127	VSS_151	A131	VSS_150	
A131	VSS_150	A135	VSS_149	
A135	VSS_149	A139	VSS_148	
A139	VSS_148	A143	VSS_147	
A143	VSS_147	A147	VSS_146	
A147	VSS_146	A151	VSS_145	
A151	VSS_145	A155	VSS_144	
A155	VSS_144	A159	VSS_143	
A159	VSS_143	A163	VSS_142	
A163	VSS_142	A167	VSS_141	
A167	VSS_141	A171	VSS_140	
A171	VSS_140	A175	VSS_139	
A175	VSS_139	A179	VSS_138	
A179	VSS_138	A183	VSS_137	
A183	VSS_137	A187	VSS_136	
A187	VSS_136	A191	VSS_135	
A191	VSS_135	A195	VSS_134	
A195	VSS_134	A199	VSS_133	
A199	VSS_133	A203	VSS_132	
A203	VSS_132	A207	VSS_131	
A207	VSS_131	A211	VSS_130	
A211	VSS_130	A215	VSS_129	
A215	VSS_129	A219	VSS_128	
A219	VSS_128	A223	VSS_127	
A223	VSS_127	A227	VSS_126	
A227	VSS_126	A231	VSS_125	
A231	VSS_125	A235	VSS_124	
A235	VSS_124	A239	VSS_123	
A239	VSS_123	A243	VSS_122	
A243	VSS_122	A247	VSS_121	
A247	VSS_121	A251	VSS_120	
A251	VSS_120	A255	VSS_119	
A255	VSS_119	A259	VSS_118	
A259	VSS_118	A263	VSS_117	
A263	VSS_117	A267	VSS_116	
A267	VSS_116	A271	VSS_115	
A271	VSS_115	A275	VSS_114	
A275	VSS_114	A279	VSS_113	
A279	VSS_113	A283	VSS_112	
A283	VSS_112	A287	VSS_111	
A287	VSS_111	A291	VSS_110	
A291	VSS_110	A295	VSS_109	
A295	VSS_109	A299	VSS_108	
A299	VSS_108	A303	VSS_107	
A303	VSS_107	A307	VSS_106	
A307	VSS_106	A311	VSS_105	
A311	VSS_105	A315	VSS_104	
A315	VSS_104	A319	VSS_103	
A319	VSS_103	A323	VSS_102	
A323	VSS_102	A327	VSS_101	
A327	VSS_101	A331	VSS_100	
A331	VSS_100	A335	VSS_99	
A335	VSS_99	A339	VSS_98	
A339	VSS_98	A343	VSS_97	
A343	VSS_97	A347	VSS_96	
A347	VSS_96	A351	VSS_95	
A351	VSS_95	A355	VSS_94	
A355	VSS_94	A359	VSS_93	
A359	VSS_93	A363	VSS_92	
A363	VSS_92	A367	VSS_91	
A367	VSS_91	A371	VSS_90	
A371	VSS_90	A375	VSS_89	
A375	VSS_89	A379	VSS_88	
A379	VSS_88	A383	VSS_87	
A383	VSS_87	A387	VSS_86	
A387	VSS_86	A391	VSS_85	
A391	VSS_85	A395	VSS_84	
A395	VSS_84	A399	VSS_83	
A399	VSS_83	A403	VSS_82	
A403	VSS_82	A407	VSS_81	
A407	VSS_81	A411	VSS_80	
A411	VSS_80	A415	VSS_79	
A415	VSS_79	A419	VSS_78	
A419	VSS_78	A423	VSS_77	
A423	VSS_77	A427	VSS_76	
A427	VSS_76	A431	VSS_75	
A431	VSS_75	A435	VSS_74	
A435	VSS_74	A439	VSS_73	
A439	VSS_73	A443	VSS_72	
A443	VSS_72	A447	VSS_71	
A447	VSS_71	A451	VSS_70	
A451	VSS_70	A455	VSS_69	
A455	VSS_69	A459	VSS_68	
A459	VSS_68	A463	VSS_67	
A463	VSS_67	A467	VSS_66	
A467	VSS_66	A471	VSS_65	
A471	VSS_65	A475	VSS_64	
A475	VSS_64	A479	VSS_63	
A479	VSS_63	A483	VSS_62	
A483	VSS_62	A487	VSS_61	
A487	VSS_61	A491	VSS_60	
A491	VSS_60	A495	VSS_59	
A495	VSS_59	A499	VSS_58	
A499	VSS_58	A503	VSS_57	
A503	VSS_57	A507	VSS_56	
A507	VSS_56	A511	VSS_55	
A511	VSS_55	A515	VSS_54	
A515	VSS_54	A519	VSS_53	
A519	VSS_53	A523	VSS_52	
A523	VSS_52	A527	VSS_51	
A527	VSS_51	A531	VSS_50	
A531	VSS_50	A535	VSS_49	
A535	VSS_49	A539	VSS_48	
A539	VSS_48	A543	VSS_47	
A543	VSS_47	A547	VSS_46	
A547	VSS_46	A551	VSS_45	
A551	VSS_45	A555	VSS_44	
A555	VSS_44	A559	VSS_43	
A559	VSS_43	A563	VSS_42	
A563	VSS_42	A567	VSS_41	
A567	VSS_41	A571	VSS_40	
A571	VSS_40	A575	VSS_39	
A575	VSS_39	A579	VSS_38	
A579	VSS_38	A583	VSS_37	
A583	VSS_37	A587	VSS_36	
A587	VSS_36	A591	VSS_35	
A591	VSS_35	A595	VSS_34	
A595	VSS_34	A599	VSS_33	
A599	VSS_33	A603	VSS_32	
A603	VSS_32	A607	VSS_31	
A607	VSS_31	A611	VSS_30	
A611	VSS_30	A615	VSS_29	
A615	VSS_29	A619	VSS_28	
A619	VSS_28	A623	VSS_27	
A623	VSS_27	A627	VSS_26	
A627	VSS_26	A631	VSS_25	
A631	VSS_25	A635	VSS_24	
A635	VSS_24	A639	VSS_23	
A639	VSS_23	A643	VSS_22	
A				

SO-DIMM(DDR)



Standard Type H: 4.0mm


Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number	Rev
	DDR2 SO-DIMM(200P)	1A
Date:	Sunday, March 08, 2009	Sheet 13 of 34

hexairf@hotmail.com


SDVO To CRT(CRT)

For vender FAE check, Change R53
R56 from 3.9K to 5.6K 20081205



Change Y4 P/N from
BG62700011 to BG62700050
and C245 C246 from 22p to
27p 20090114

CRT DB CONNECTER(CRT)




Add C313 C314 C315
for EMI issues
rev.c 20090302


Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number	Rev
SDVO TO CRT(CH7317A)		1A
Date: Sunday, March 08, 2009 Sheet 14 of 34		


Backlight Control(LDS)




LED Panel(LDS)



LED Panel POWER SWITCH(LDS)



Camera(CCD)




Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number	Rev
	LED PANEL/CCD MODULE	1A
Date:	Sunday, March 08, 2009	Sheet 15 of 34


hexainf@notmail.com

CODEC(ADO)




Internal MIC


Codec Power(ADO)




HDA Power(ADO)




HP_Green(AMP)



HP_Green ESD(EMC)




Speaker Amplifier(AMP)




MUTE(AMP)

System MIC_Pink(AMP)







Speaker(AMP)





Quanta Computer Inc.
PROJECT : ZA3

Size: _____ Document Number: **AL272/AMP/MIC/LINE-OUT** Rev: 1A
Date: Sunday, March 08, 2009 Sheet: 16 of 34

LAN RTL8103EL (LAN)





LAN D/B CONNECTER(LAN)




PATA TO SATA BRIDGE(HDD)

Bypass CAP must place close to power pins




2.5" SATA HDD OR SSD(TOSHIBA)





SATA ESD(EMC)



SATA POWER(HDD)



PME




	JM330 (AJ003300H00)	88SA8052 (AJ080520H00)
Stuff	L21 R330 R325	L22 R227
No Stuff	L22 R227	L21 R330 R325
Change	R229 = 12K	R229 = 6.04K
For JMicron FAE Check : Can change RN20 R269 R270 R272 R274 from 82ohm to 0ohm, R268 R271 R273 from 22ohm to 0ohm, RN12 RN13 RN14 RN15 RN16 RN17 RN18 RN19 R233 from 33ohm to 0ohm 20081223		

Quanta Computer Inc.
PROJECT : ZA3


Size: Document Number
PATA TO SATA BRIDGE(88SA8052) Rev 1A

Date: Sunday, March 08, 2009 Sheet 18 of 34

MB USB PORTS(USB)




LED DB CONNECTER(UIF)



EC GPIO	Button
KILL_SW_WL#(GPIO57 PIN33)	WLAN Switch
KILL_SW_3G#(GPIO60 PIN34)	3G Switch
KILL_SW_BT#(GPIO12 PIN13)	BT Switch

Card Reader/USB DB CONNECTER(MMC)




Add R329 and C302
for EMI issues
rev.b 20090129


Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number	Rev
	USB/SD_LED AND CR_USB DB	1A
Date:	Sunday, March 08, 2009	Sheet 20 of 34

Keyboard (KBC)




For EMI Reserve Caps for debug




BT CONNECTER (BTM)

Modify CN8 footprint and pin define rev.c 20090301



TO DB CONNECTOR (TPD)



Quanta Computer Inc.
PROJECT : ZA3

Size	Document Number	Rev
	KB/BT/TP	1A




Date: Sunday, March 08, 2009 Sheet 21 of 34

hexainf@hotmail.com

EC(KBC)



Modify R110 footprint from RC0603 to SHORT0603 for 0 ohm cost down rev.c 20090301

Del D6 for SWI# issues rev.c 20090303



Stuff D17, Reserve R262, Change C267 C270 connect from +3V to 3V_VDD_EC rev.c 20090228

Modify R138 R139 R207 R327 R328 R65 R82 R83 R92 footprint from RC0402 to SHORT0402 for 0 ohm cost down



I/O ADDRESS SETTING


I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0. Enable shared memory with host BIOS




1/13 Confirm by vendor mail : Disabled (*) if using FW device on LPC. Enabled (0) if using SPI flash for both system BIOS and EC firmware


SM BUS PU



ACER ID




SPI FLASH




1/13 Confirm by vendor mail : If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

HWPG



INTERNAL KEYBOARD STRIP SET





Quanta Computer Inc.
PROJECT : ZA3



Size	Document Number	Rev
Date: Sunday, March 08, 2009	WPCE775C/FLASH	1A
Sheet	22 of 34	

DC-IN JACK

65W Yellow DFPJ05MR007




Power reserve



Quanta Computer Inc.
PROJECT : ZA3
CHARGER (ISL88731)
 Size: Document Number: Rev 1A
 Date: Sunday, March 08, 2009 Sheet 23 of 34





hexainf@hotmail.com






OCP: 4A

AO4932 Rds=15.8~19.6mOhm
 +5VPCU OCP:4A 400K
 $L(\text{ripple current}) = (19-5) * 5 / (3.3u * 400k * 19) \sim 2.791A$
 $I_{ocp} = 4 - (2.791 / 2) \sim 2.6045A$
 $V_{th} = 2.6045A * 19.6mOhm = 51.0482mV$
 $R(I_{lim}) = (51.0482mV * 10) / 5uA \sim 102K$


AO4932 Rds=15.8~19.6mOhm
 +3VPCU OCP:4.5A 500K
 $L(\text{ripple current}) = (19-3.3) * 3.3 / (3.3u * 500k * 19) \sim 1.653A$
 $I_{ocp} = 4.5 - (1.653 / 2) \sim 3.6735A$
 $V_{th} = 3.6735A * 19.6mOhm = 72mV$
 $R(I_{lim}) = (72mV * 10) / 5uA \sim 143K$





		Quanta Computer Inc.	
		PROJECT : ZA3	
Size	Document Number	Rev	
	VCORE (ISL6261A)	1A	
Date:	Sunday, March 08, 2009	Sheet	of 34

hexainf@hotmail.com





$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

AO4710 $R_{dson} = 11.7 \sim 14.2 m\Omega$

OCP = 7-0.5A
 $L(\text{ripple current}) = (19-1.8) \times 1.8 / (2.2 \mu \times 400k \times 19) \sim 1.03A$
 $14.2m \times 7 = RILIM \times 10\mu A$
 $RILIM = 10K$

$$(10\mu \times PR35) / R_{dson} + \Delta I / 2 = I_{ocp}$$

 Quanta Computer Inc. PROJECT : ZA3		Size	Document Number	Rev
			DDR 1.8V(TPS51116)	1A
Date:	Sunday, March 08, 2009	Sheet	26	of 34



OCP: 5A

1.05V

$$R_{ds} * OCP = R_{ILIM} * 20\mu A$$

1V_FB

$$V_{OUT} = (1 + R1/R2) * 0.75$$

$$TON = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * TON)$$

$$TON = 3.85p * 1M * 1 / (V_{in} - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$


AO4932 $R_{ds(on)} = 15.8 \sim 19.6m\Omega$

OCP = 7.2 - 0.8A






$$L(\text{ripple current}) = (19 - 1.05) * 1.05 / (3.3u * 272k * 19) \sim 1.105A$$


$$19.6m * 5 = R_{ILIM} * 20\mu A$$

$$R_{ILIM} = 4.9K (4.87K)$$

 Quanta Computer Inc. PROJECT : ZA3		Size	Document Number	Rev
			VCCP 1.05V(UP6111AQDD)	1A
Date:	Sunday, March 08, 2009	Sheet	27	of 34


hexainf@hotmail.com


















Thermal protection

For EC control thermal protection (output 3.3V)


 Quanta Computer Inc. PROJECT : ZA3		Rev
		1A
Size	Document Number	
Thermal protect		
Date:	Sunday, March 08, 2009	Sheet 29 of 34

hexainf@hotmail.com


HOLES



EMI



Add C303 C304 C305 C306 C307
C308 for EMI request rev.b
20090206 Add C309 C310 for
EMI request rev.b 20090207




Add C302 C316 C317
for EMI issues
rev.c 20090303



Quanta Computer Inc.


PROJECT : ZA3

Size	Document Number	Rev
	HOLE	1A
Date:	Sunday, March 08, 2009	Sheet 30 of 34



POWER	Distribution
VCC_CORE	CPU
+5VPCU	RTC, USB Connector
+5V_S5	SCH Power
+5V	CPU C6-Power Circuit, SCH Power, CRT, LCD, CAMERA ,Audio Code, INT SPK AMP, SATA HDD,Touch Pad
+3VPCU	RTC, LED Power, HALL SENSOR, EC, ID , SPI Flash ,
+3V_S5	SCH USB Power, LAN, ID
+3VSUS	WLAN/WMAX, 3G
+3V	CLK_GEN Power, Thermal Sensor Power, CPU Pull Up Power, SCH Pull Up Power, SCH Power, DDRII Power, SDVO to CRT Power, LCD Power, INT SPK AMP, PATA To SATA Bridge, SATA, WLAN/WMAX, 3G, Card Reader, BT, EC,
+2.5V	SDVO to CRT
+1.8VSUS	SCH Power, DDRII SO-DIMM
+1.8V	PATA To SATA Bridge
+1.5V	CPU, SCH, WLAN/WMAX, 3G
VTERM	DDRII SO-DIMM
DDR_VREF	DDRII SO-DIMM
+1.05V	CLK_GEN, CPU, SCH,

hexainf@hotmail.com



Model	REV	DATE	CHANGE LIST	NOTE
ZA3	A1A	20090107	PAGE16 : Reverse C301 R322 U19 R323 R324 for SPK AMP Power	ECN Release
		20090112	PAGE23 : Change PJ1 P/N and Footprint	
		20090113	PAGE18 : Del RN20 and add RN21 RN22 for HDD issues	
			PAGE18 : Add R325 for JMH330 XTAL issues	
			PAGE21 : Change CN4 P/N from DFFC24FR023 to DFFC24FR017	
			PAGE21 : Change CN4 footprint	
			PAGE20 : Change CN5 P/N from DFFC14FR080 to DFFC14FR047	
			PAGE20 : Change CN6 P/N from DFFC12FR293 to DFFC12FR019	
			PAGE17 : Change CN2 P/N from DFFC12FR293 to DFFC12FR019	
			PAGE20 : Change CN5 footprint from BL121-14R-TAND-14P-L-BU1 to af714l-n2g1x-14p-l	
			PAGE19 : Change ESD1 value to U20	
			PAGE16 : Change CN7 P/N from DFHS04FS969 to DFHD04MRA75	
			PAGE16 : Change CN7 footprint from 88460-0401-4p-l to 88266-040xx-xxx-4p-l	
			PAGE4 : Change CN7 P/N from DFHS04FS969 to DFHD04MRA75	
			PAGE4 : Change CN7 footprint from 88460-0401-4p-l to 88266-040xx-xxx-4p-r	
			PAGE21 : Change CN8 P/N from DFHS05FS000 to DFHD05MRD98	
			PAGE21 : Change CN8 footprint from 88460-0501-5P-L to 88266-0500x-5p-l	
			PAGE6 : Del Q10 R138R139 for modify +1.05V_C6_OFF circuit	
			PAGE6 : Change R168 P/N from CS41002FB28 to CS31002JB28 for modify +1.05V_C6_OFF circuit	
			PAGE6 : Add R326 for modify +1.05V_C6_OFF circuit	
	PAGE6 : Change R148 P/N from CS41002FB28 to CS33302JB16 for modify +1.05V_C6_OFF circuit			
	PAGE6 : Add Q26 for modify +1.05V_C6_OFF circuit			
20090114	PAGE22 : Add R138 R139 R327 R328 for power sequence debug			
	PAGE5 : Add T54 T56 T57 T58 for power sequence debug			
	PAGE4 : Add T55 T59 for power sequence debug			
	PAGE14 : Change Y4 footprint from XTAL-3_2X2_5-2_3X1_9 to xtl-5x3_2-3_7 for cost down issues			
	PAGE14 : Change Y4 P/N from BG627000011 to BG627000505 for cost down issues			
	PAGE17 : Change U1 P/N from AL08103EB00 to AL008103B00			
20090115	PAGE15 : Change CN1 footprint from MSC-RB30-5-FG-30P-L to msc-rb30-5-fg-30p-l-za3 for ZA3 A-test SMT issues			
	PAGE19 : Change JSIM1 footprint from SIM-CE01X-3-14P to sim-ce01x-3-14p-za3 for ZA3 A-test SMT issues			
	PAGE19 : Change CN18 footprint from micpie-88956-5204-52p-ruv-v to micpie-88956-5204-52p-ruv-v-za3 for ZA3 A-test SMT issues			
	PAGE19 : Change CN19 footprint from micpie-88956-5204-52p-ruv-v to micpie-88956-5204-52p-ruv-v-za3 for ZA3 A-test SMT issues			
	PAGE20 : Change CN11 footprint from usb-020173mr004s555zl-4p-r-v to usb-020173mr004s555-4p-r-v-za3 for ZA3 A-test SMT issues			
	PAGE20 : Change CN14 footprint from usb-020173mr004s555zl-4p-r-v to usb-020173mr004s555-4p-r-v-za3 for ZA3 A-test SMT issues			
	PAGE23 : Change PJ2 footprint from dcjk-2dc3003-001211-5p to dcjk-2dc3003-001211-5p-v-za3 for ZA3 A-test SMT issues			
	PAGE23 : Change PR104 footprint from RC3720 to rc3720-0_8h for ZA3 A-test SMT issues			
	PAGE23 : Change PR112 footprint from RC3720 to rc3720-0_8h for ZA3 A-test SMT issues			
	PAGE14 : Change U9 footprint from QFN64-8X8-4-65P-0_85H to qfn64-8x8-4-65p-0_85h-za3 for ZA3 A-test SMT issues			
	PAGE23 : Change PU7 footprint from QFN28-5X5-5-33P to qfn28-5x5-5-33p-za3 for ZA3 A-test SMT issues			
	PAGE22 : Change U12 footprint from LQFP128-16X16-4 to lqfp128-16x16-4-za3 for ZA3 A-test SMT issues			
	PAGE23 : Change PJ1 footprint from bat-c144f8-108a1-l-8p-l-v-zg8 to bat-c144f8-108a1-l-8p-l-v-za3 for ZA3 A-test SMT issues			
	PAGE30 : Change HOLE8 HOLE9 HOLE10 footprint			
	PAGE16 : Modify SPK circuit			
20090116	PAGE21 : Add CN8 PIN6 PIN7 to GND			
	PAGE30 : Modify HOLE8 HOLE9 HOLE10 symbol			
	PAGE21 : Change CN3 footprint from BL123-04R-4P-R-BL5 to 88513-0401-4p-r			
	PAGE21 : Change CN3 P/N			
20090117	PAGE16 : Change CN7 P/N from DFHS04FS969 to DFHD04MRA75			
	PAGE4 : Change CN9 P/N from DFHS04FS969 to DFHD04MRA75			
20090119	PAGE23 : stuff PR10 for Battery issues			
20090121	PAGE22 : Modify SUSLED# from GPIO30 to GPIO40			
	PAGE27 : Change PL5 P/N from DC-33D5M000 to DC-2280M002			
20090129	PAGE15 : Change C209 P/N from CH62202Z233 to CH52202MA91			
	PAGE15 : Change C209 footprint from CC1206 to CC0805			
	PAGE19 : Change CN18 P/N from DG052000031 to DFHS52FR025 for cost issues			
	PAGE19 : Change CN19 P/N from DG052000031 to DFHS52FR025 for cost issues			
	PAGE20 : Add R329 and C302 for EMI 48MHz issues			
	PAGE19 : Change C182 P/N from CH44702K912 to CH4472K9B00			
20090205	PAGE8 : Add T60 T61 T62 T63 test point for Boundary Scan			
	PAGE4 : Modify JETC pins for Boundary Scan			
	PAGE9 : Modify JETC pins for Boundary Scan			
	PAGE16 : Modify CN7 pin5 pin6 for ESD issues			
	PAGE14 : Change CN10 P/N from DFWF20MS000 to DFWF20MS002			
	PAGE14 : Change CN10 footprint form 88442-2001-20p-luv to 87242-2001-20p-luv			
	PAGE8 : No stuff C160 for C6 issues			
20090206	PAGE15 : Add R255 for EMI request			

he.xiaojin@hotmail.com

Model	REV	DATE	CHANGE LIST	NOTE
ZA3	B1A	20090206	PAGE16 : Reverse C301 R322 U19 R323 R324 for SPK AMP Power PAGE30 : Add C303 C304 C305 C306 C307 C308 for EMI Request	ECN Release
		20090207	PAGE15 : No stuff R208 for EC not use BL_STATE rev.b 20090207 PAGE30 : C309 C310 for EMI Request PAGE4 : Change R98 R87 R97 P/N from CS05102FB09 to CS05602JB17 rev.b 20090207 PAGE9 : Change R260 R259 R256 P/N from CS05102FB09 to CS05602JB17 PAGE9 : Change R257 P/N from CS02702JB21 to CS05602JB17 rev.b 20090207	
		20090209	PAGE8 : Change T60 T61 T62 T63 footprint from TP3075 to TP3050 PAGE8 : Modify HOLE10 HOLES HOLE7 footprint PAGE15 : Change U8 P/N from AL005243000 to AL005243001	
		20090210	PAGE16 : Change R181 R176 P/N from CS07502FB17 to CS05102JB35 PAGE7 ~ PAGE12 : Change U15 P/N from AJSLGFQ0T02 to AJ0QV230T01	
		20090211	PAGE30 : C311 C312 for EMI Request PAGE30 : Modify CN10 P/N and footprint for EMI request	
		20090212	PAGE16 : Change R204, R187, R313, R304 P/N from CS32003F933 to CS33603F911 PAGE17 : Change C4 C5 P/N from CH02706JB06 to CH03306JBD7 for vender suggest PAGE3 : Change C42 C43 P/N from CH02706JB06 to CH03306JBD7 for vender suggest PAGE18 : Change C250 C251 P/N from CH02206JB08 to CH02706JB06 for vender suggest	
		20090213	PAGE16 : Change R164 P/N from CS21002JB34 to CS22002JB02 for Ben check PAGE16 : Change R167 P/N from CS00002JB38 to CS33602JB17 for Ben check	
		20090213	PAGE11 : Change C163 C136 connect SCH_VCCSUS3 power net	
		20090228	PAGE22 : Change U16 Pin5 from +3VPCU to +3V_S5 PAGE22 : Stuff D17, Reserve R262, Change C267 C270 connect from 3V_VDD_EC to +3V PAGE6 : Modify R326 from 10K to 100K and pull up +3V and Change R168 from 10K to 100K	
		20090301	PAGE21 : Modify CN8 footprint and pin define PAGE18 : Modify 8040 circuit to 88SA8052 add L22 R330 R331 R99 R339 PAGE4 : Modify R150 from CPU side to SCH side PAGE4 : Change R88 P/N from CS05602JB17 to CS11202JB21 PAGE4 : Change R81 P/N from CS00002JB38 to CS02402JB11 PAGE6 : Change R100 R101 P/N from CS11002FB22 to CS11002JB32 PAGE13 : Add R112 R332 of RAM RST issues for intel suggest PAGE15 : Change R215 P/N from CS41002JB20 to CS41002FB28 PAGE8 : Add R333 R334 R335 R336 for LPC AD0-AD3 PAGE8 : Change C233 C231 C243 C240 C239 C238 C237 C235 from SDVO chip side to SCH side PAGE3 : Change R43 P/N from CS00002JB38 to CS31002JB28 PAGE9 : Change R186 R184 R309 R296 P/N from CS31002JB28 to CS21002JB34 PAGE9 : Del RN8 and Add R337 R338 to SCH SMBUS PAGE15 : Modify R210 R23 footprint from RC0402 to SHORT0402 for 0 ohm cost down PAGE16 : Modify R275 footprint from RC0402 to SHORT0402 for 0 ohm cost down PAGE22 : Modify R138 R139 R207 R327 R328 R65 R82 R83 R92 footprint from RC0402 to SHORT0402 for 0 ohm cost down PAGE10 : Modify R111 footprint from RC0402 to SHORT0402 for 0 ohm cost down PAGE19 : Modify R160 R161 R162 R178 R179 R180 footprint from RC0402 to SHORT0402 for 0 ohm cost down PAGE3 : Modify R39 R36 footprint from RC0402 to SHORT0402 for 0 ohm cost down PAGE22 : Modify R110 footprint from RC0603 to SHORT0603 for 0 ohm cost down PAGE11 : Modify R126 footprint from RC0603 to SHORT0603 for 0 ohm cost down PAGE16 : Modify R144 R149 R170 R183 R246 R251 R197 R198 R199 R200 footprint from RC0603 to SHORT0603 for 0 ohm cost down	
	20090302	PAGE16 : Modify R168 P/N from CS31002JB28 to CS41002JB20 PAGE23 : Modify PJ1 footprint from bat-c144f8-108a1-l-8p-l-v-za3 to bat-c144f8-108a1-l-8p-l-v for SMT issues PAGE14 : Add C313 C314 C315 for EMI issues		
	20090303	PAGE16 : Add R340 for EC PCBEEP PAGE3 : Del R27 for CR DB +3VSUS issues PAGE20 : Del R329 C302 for CR DB +3VSUS issues and modify CN5 pin12 to +3VSUS PAGE6 : Add and revrse Q27 R329 for C6 circuit PAGE19 : Add C318 for LPC issues PAGE30 : Add C302 C316 C317 for EMI issues PAGE13 : Del RN4 and Add R341 R342 for RAM issues PAGE9 : Stuff R297 for SMI# PAGE9 : No stuff R239 for SWI# PAGE22 : Del D6 for SWI# issues		
	20090304	PAGE9 : Change R297 from +3V_S5 to +3V for SMI# PAGE22 : Del SWI# net and Add test point T36 PAGE19 : No stuff C182 and change P/N from CH4472K9B00 to CH4471Z3B07		
	20090305	PAGE16 : Change U18 P/N from AL001453000 to AL001454001 PAGE19 : Change CN18 CN19 P/N from DFHS52FR025 to DG052000031 PAGE15 : Change CN1 P/N from DFHS30FR299 to DFHS30FR014 for SMT issues		