



# ZH9 Block Diagram (AMD Nile Platform)



U16A



Signal Name	Pin	Internal Label	Internal Label	Internal Label	Internal Label
HT_CADINP15	W7	L0_CADIN_H15	L0_CADOUT_H15	AB6	HT_CADOUTP15
HT_CADINP15	W6	L0_CADIN_L15	L0_CADOUT_L15	AB5	HT_CADOUTN15
HT_CADINP14	U6	L0_CADIN_H14	L0_CADOUT_H14	AB9	HT_CADOUTP14
HT_CADINP14	U5	L0_CADIN_L14	L0_CADOUT_L14	AB8	HT_CADOUTN14
HT_CADINP13	R7	L0_CADIN_H13	L0_CADOUT_H13	AC7	HT_CADOUTP13
HT_CADINP13	R6	L0_CADIN_L13	L0_CADOUT_L13	AC8	HT_CADOUTN13
HT_CADINP12	P6	L0_CADIN_H12	L0_CADOUT_H12	AE6	HT_CADOUTP12
HT_CADINP12	P5	L0_CADIN_L12	L0_CADOUT_L12	AE5	HT_CADOUTN12
HT_CADINP11	L6	L0_CADIN_H11	L0_CADOUT_H11	AE9	HT_CADOUTP11
HT_CADINP11	L5	L0_CADIN_L11	L0_CADOUT_L11	AE8	HT_CADOUTN11
HT_CADINP10	J6	L0_CADIN_H10	L0_CADOUT_H10	AH3	HT_CADOUTP10
HT_CADINP10	J5	L0_CADIN_L10	L0_CADOUT_L10	AH4	HT_CADOUTN10
HT_CADINP9	H4	L0_CADIN_H9	L0_CADOUT_H9	AK3	HT_CADOUTP9
HT_CADINP9	H3	L0_CADIN_L9	L0_CADOUT_L9	AK4	HT_CADOUTN9
HT_CADINP8	G6	L0_CADIN_H8	L0_CADOUT_H8	AH1	HT_CADOUTP8
HT_CADINP8	G5	L0_CADIN_L8	L0_CADOUT_L8	AH2	HT_CADOUTN8
HT_CADINP7	T3	L0_CADIN_H7	L0_CADOUT_H7	Y1	HT_CADOUTP7
HT_CADINP7	T4	L0_CADIN_L7	L0_CADOUT_L7	Y2	HT_CADOUTN7
HT_CADINP6	T2	L0_CADIN_H6	L0_CADOUT_H6	Y4	HT_CADOUTP6
HT_CADINP6	T1	L0_CADIN_L6	L0_CADOUT_L6	Y3	HT_CADOUTN6
HT_CADINP5	P3	L0_CADIN_H5	L0_CADOUT_H5	AB1	HT_CADOUTP5
HT_CADINP5	P4	L0_CADIN_L5	L0_CADOUT_L5	AB2	HT_CADOUTN5
HT_CADINP4	P2	L0_CADIN_H4	L0_CADOUT_H4	AB4	HT_CADOUTP4
HT_CADINP4	P1	L0_CADIN_L4	L0_CADOUT_L4	AB3	HT_CADOUTN4
HT_CADINP3	M2	L0_CADIN_H3	L0_CADOUT_H3	AD4	HT_CADOUTP3
HT_CADINP3	M1	L0_CADIN_L3	L0_CADOUT_L3	AD3	HT_CADOUTN3
HT_CADINP2	K3	L0_CADIN_H2	L0_CADOUT_H2	AE1	HT_CADOUTP2
HT_CADINP2	K4	L0_CADIN_L2	L0_CADOUT_L2	AE2	HT_CADOUTN2
HT_CADINP1	K2	L0_CADIN_H1	L0_CADOUT_H1	AE4	HT_CADOUTP1
HT_CADINP1	K1	L0_CADIN_L1	L0_CADOUT_L1	AE3	HT_CADOUTN1
HT_CADINP0	H2	L0_CADIN_H0	L0_CADOUT_H0	AK1	HT_CADOUTP0
HT_CADINP0	H1	L0_CADIN_L0	L0_CADOUT_L0	AK2	HT_CADOUTN0
HT_CLKINP1	M8	L0_CLKIN_H1	L0_CLKOUT_H1	AF6	HT_CLKOUTP1
HT_CLKINP1	M7	L0_CLKIN_L1	L0_CLKOUT_L1	AF5	HT_CLKOUTN1
HT_CLKINP0	M3	L0_CLKIN_H0	L0_CLKOUT_H0	AD1	HT_CLKOUTP0
HT_CLKINP0	M4	L0_CLKIN_L0	L0_CLKOUT_L0	AD2	HT_CLKOUTN0
HT_CTLINP1	Y6	L0_CTLIN_H1	L0_CTLOUT_H1	Y8	HT_CTLOUTP1
HT_CTLINP1	Y5	L0_CTLIN_L1	L0_CTLOUT_L1	Y9	HT_CTLOUTN1
HT_CTLINP0	V2	L0_CTLIN_H0	L0_CTLOUT_H0	V4	HT_CTLOUTP0
HT_CTLINP0	V1	L0_CTLIN_L0	L0_CTLOUT_L0	V3	HT_CTLOUTN0

HT\_LINK




Quanta Computer Inc.

PROJECT : ZH9

Size	Document Number	Rev
	<b>ASB2 HT I/F 1/4</b>	4A
Date:	Sunday, March 28, 2010	Sheet 2 of 40

# Processor Memory Interface



BOM@ASB2\_CPU

<BOM Note>

- V105 : AJ00105VT00
- K125 : AJ0K125VT02
- K325 : AJ0K325VT02
- K625 : AJ0K625VT03



BOM@ASB2\_CPU

<Layout note>  
Route as 60 ohms with  
5/10 W/S from CPU pins.


**Quanta Computer Inc.**  
PROJECT : PH9

Size	Document Number	Rev
	<b>ASB2 DDRIII MEMORY 2/4</b>	4A
Date:	Sunday, March 28, 2010	Sheet 3 of 40





# CPU Thermal monitor (THM)




# CPU FAN (THM)



# HDT Connector





# Serial VID




To override VID, Remove three 0ohms and install 220ohm of CPU\_PWRGD to GND

		Pre-PWROK Metal MODE	VFIX MODE (Don't Support)
SVC	SVD	Voltage Output	Voltage Output
0	0	1.1V	1.4V
0	1	1.0V	1.2V
1	0	0.9V	1.0V
1	1	0.8V	0.8V


# PROCESSOR POWER AND GROUND




## BOTTOM SIDE DECOUPLING



## PLACE CLOSE TO PROCESSOR AS POSSIBLE



## DECOUPLING BETWEEN PROCESSOR AND DIMMs




**Quanta Computer Inc.**  
**PROJECT : ZH9**  
**ASB2 PWR & GND 4/4**

Size	Document Number	Rev
		4A


Date: Sunday, March 28, 2010 Sheet 5 of 40





**RS880 Display Port Support (muxed on GFX)**

DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1






**Quanta Computer Inc.**

PROJECT : ZH9

Size	Document Number	Rev
	<b>RS880-PCIE I/F 2/4</b>	4A
Date:	Sunday, March 28, 2010	Sheet 7 of 40

**Note: Regarding LDT\_STOP# signal, It's required within 40ns skew for both assertion and de-assertion between NB and CPU.**



**STRAP\_DEBUG\_BUS\_GPIO\_ENABLEB**

Enables the Test Debug Bus using GPIO.

- 1 = Disable
- 0 = Enable

**RS880M: Enables Side port memory**

Selects if Memory Side PORT is available or not

- 1 = Memory Side port Not available
- 0 = Memory Side port available




<BOM NOTE>  
w/ sideport: R142 non-stuff  
w/o sideport: R142 stuff

**DFT\_GPIO1: LOAD\_EEPROM\_STRAPS**

Selects Loading of STRAPS from EPROM

- 1: Bypass the loading of EEPROM straps and use Hardware Default Values
- 0: I2C Master can load strap values from EEPROM if connected, or use default values if not connected

EEPROM not implemented



PART 3 OF 6


CRT/TVOUT

LVTM

PM PLL PWR

CLOCKS

MIS.




**Quanta Computer Inc.**

**PROJECT : ZH9**


Size	Document Number	Rev
	<b>RS880-SYSTEM I/F 3/4</b>	4A
Date:	Sunday, March 28, 2010	Sheet 8 of 40





RX881/RS880 POWER DIFFERENCE TABLE

PIN NAME	RX881	RS880	PIN NAME	RX881	RS880
VDDHT	+1.1V	+1.1V	IOPLLVD	+1.1V	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	GND	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDI	GND	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	GND	+1.8V
VDD18	+1.8V	+1.8V	PLLVD	GND	+1.1V
VDD18_MEM	GND	+1.8V	PLLVD18	GND	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+0.95V~+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	GND	+1.8V/1.5V	VDDLTP18	GND	+1.8V
VDD33	+3.3V	+3.3V	VDDL18	GND	+1.8V
IOPLLVD18	+1.8V	+1.8V	VDDL33	NC	NC




<BOM NOTE>  
 w/ sideport: C214:CH4102K1B03 ; C416:CH5102K9B06  
 w/o sideport: C214,C416:CS00002JB38(0ohm)

**Quanta Computer Inc.**  
 PROJECT : ZH9  
 RS880-POWER 4/4  
 Date: Sunday, March 28, 2010 Sheet 9 of 40

PCIE\_RST#: Reset NB Slot/Device (PCIE interface from SB)  
 A\_RST#: Reset NB, MDM, EC, PCIE Slot/Device (PCIE interface from NB)

PLACE THESE PCIE AC COUPLING CAPS CLOSE TO SB820



to NB for A-LINK/PCIE REF CLK


to NB Display Eng

to MINI PCIE 2


to LAN

to MINI PCIE 1




to LAN chip 25MHz



<20100303(C3A)>  
 Change C411, C412 from CH022063B08 (22pF) to CH027063B06 (27pF), for Y4.








IC CTRL (605P) SB820M 218-0697014 (FCBGA)  
 P/N : AJ069700T01



**Quanta Computer Inc.**  
**PROJECT : ZH9**

Size	Document Number	Rev
	<b>SB820-PCIE/CPU/LPC 1/5</b>	<b>4A</b>
Date	Sunday, March 28, 2010	Sheet 10 of 40



<20100129[S2A]>  
Stuff #110. (CLK for Cardreader from crystal  
change to internal CLK.)

OHCI (dev-20, fun-5)

Controller	Ports mapping
OHCI0 (dev-18, fun-0)	Port 0 - 4
EHCI (dev-18, fun-2)	Port 0 - 4
OHCI0 (dev-19, fun-0)	Port 5 - 9
EHCI (dev-19, fun-2)	Port 5 - 9
OHCI0 (dev-22, fun-0)	Port 10 - 14
EHCI (dev-22, fun-2)	Port 10 - 14

MM-SIM

CONN (Lower Right)

CONN (Upper Right)

BT

MNC

CCD

MPC

Card reader

CONN (Left)

SB820M

**Quantum Computer Inc.**  
PROJECT : ZH9


Size Document Number: SB820-ACPI/GPIO/USB 2/5  
Date: Sunday, March 28, 2010 Sheet 11 of 40  
Rev 4A

hexainf@harmainf.com

SATA PORT 0,1,2,3  
can support AHCI  
mode


PLACE SATA AC COUPLING  
CAPS CLOSE TO SB820

SATA HDD





PLACE SATA\_CAL  
RES VERY CLOSE  
TO BALL OF SB820

+1.1V\_SB\_VDDAN\_11\_SATA



To meet SB800 SCL1.02:  
DNI SATA XTAL circuit's parts



USB  
SB800  
Part 2 of 5

SERIAL ATA

HW MONITOR


SPI ROM

SB820M

The flash controller function is NOT  
supported by the SB820M.



IF THERE IS NO IDE, TEST  
POINTS FOR DEBUG BUS  
IS MANDATORY




<20100119(B2A)\_Bimini Rev1.4>  
Non-stuff R408 ; stuff R409  
(Nile doesn't support VDDR = +1.05V for DDR3-1333)




Size	Document Number	Rev
	SB820-SATA/HWM/SPI 3/5	4A
Date:	Sunday, March 28, 2010	Sheet 12 of 40

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



# STANDARD STRAPS

<20091202(A1A)\_Confirm with AMD's Horace>  
 PCI\_CLK4 PU with 10K for both internal and external CLK Gen.



	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM3	EC_PWM2
<b>PULL HIGH</b>	LOW POWER MODE	PCIe Gen II	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLK MODE ICK@DEFAULT	EC ENABLED	CLKGEN ENABLED ICK@DEFAULT	H, H=Reserved H, L=SPI ROM	
<b>PULL LOW</b>	PERFORMANCE MODE DEFAULT	PCIe Gen I	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	FUSION CLK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED ECK@DEFAULT	L, H=LPC ROM L, L=Reserved	DEFAULT

This is required as the low power mode is not supported on the SB8xx.


Not Applicable to SB820M—Leave provision for PD.

PCI\_CLK4:  
 CPU/NB HT Clock Selection  
 This strap is not used if the strap CLKGEN is configured for external clock generator mode.

internal have pull Hi 10K

# DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
<b>PULL LOW</b>	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




**Quanta Computer Inc.**  
 PROJECT : ZH9

Size	Document Number	Rev
	<b>SB820-STRAPS,PWRGD 5/5</b>	4A
Date:	Sunday, March 28, 2010	Sheet 14 of 40



Standard Connector




SMbus address A0



Confirmed with AMD FAE Redden  
MA\_EVENT\_L should be PU(R8004) with 2.2K, not 1K  
Not installed by default




DDR3 SO-DIMM (Standard)




SMDDR\_VTERM <30>  
SMDDR\_VREF <30>

Quanta Computer Inc.  
PROJECT : ZH9  
Size Department Number Rev 4A  
Date: Sunday, March 28, 2010 Sheet 15 of 40  
DDR3 SODIMM: ONE CHANNEL


# HALL IC(HSR)




# LCD POWER SWITCH(LDS)





# CAMERA POWER(CCD)



# LCD MODULE(LDS)



# CRT(CRT)




**Quanta Computer Inc.**  
PROJECT : ZH9

Size	Document Number	Rev
		4A
<b>CRT/LVDS</b>		
Date:	Sunday, March 28, 2010	Sheet 16 of 40




**(HDM)**

Close to HDMI Connector




**EMI reserve for HDMI(HDM)**

Close connector




**HDMI HPD SENSE**





**ESD Protect**

close to HDMI connector



**HDMI PORT**



<20091215(A1A)\_Follow EMI's suggestion>  
add a common mode choke in HDMI CLK to prevent AMD issue

<20100324(RAMP)>  
Delete L1 and change R13,R14 to shortpad.




Size	Document Number	Rev
	<b>HDMI</b>	4A
Date:	Sunday, March 28, 2010	Sheet 17 of 40

hexainf@hotmail.com


# KEYBOARD(KBC)

<20100303(C3A)>  
Change CP1-CP6 footprint from 8p4r-0402 to 8p4r-0402-smt, for SMT open issue.




# BLUETOOTH(BTM)

BT	PWR	LED
T77H056.00	+3V	
T60H928.33	+3V	




# TOUCH PAD(TPD)




**Quanta Computer Inc.**  
PROJECT : ZH9

Size	Document Number	Rev
	<b>KB/BT/TP/LED/Power Connector</b>	4A
Date:	Sunday, March 28, 2010	Sheet 18 of 40

# AUDIO CODEC




## JACK DETECT RESISTORS




## Port Configuration


- Port A: Headphone jack (jack shared with S/PDIF)
- Port B: Internal analog mono mic (stereo option)/Line In
- Port C: Microphone jack
- Port D: LineOut jack(need cap) or Headphone jack(cap less)
- Port G: Internal stereo speaker
- Port J: Optional internal stereo digital mic
- Port H: S/PDIF (jack shared with headphone)




## Speaker (AMP)



## Earphone(AMP)



## System MIC(AMP)




**Quanta Computer Inc.**  
PROJECT : ZH9

Doc No: **AUDIO CODEC CX20672**


Date: Sunday, March 28, 2010 Page 19 of 40

hexainf@hotmail.com


# USB(USB)






# EMI (EMC)



# HOLE(OTH)




<BOM note>  
 If center tap power come from internal switch regulator  
 => Stuff 52SWR@ (Default)  
 If center tap power come from internal LDO  
 => Stuff 52LDO@  
 <20100303(C3A)\_FAF's suggestion>  
 change L3 from CV-4710M03 to CV-4710T201.



**Power Sequence:**  
 VDD33 to PERSTn >= 100ms


**AR8152**  
 5x5mm  
 40-Pin QFN

AR8152-AL1A-RL  
 AR8152-A : w/o 802.3az  
 AR8152-B : w/ 802.3az




<b>+3V_S5</b>	1	VDD33	6	AVDDL_REG	6	<b>+1.1V regulator output (For all the analog 1.1V supply pins)</b>
<b>+1.1V analog power</b>	31/34	AVDDL	9	AVDDH_REG	9	<b>+2.7V regulator output (Connected to pin 22)</b>
<b>+1.1V digital power</b>	24	DVDDL	37	DVDDL_REG	37	<b>+1.1V regulator output (For all the digital 1.1V supply pins)</b>
<b>+2.7V analog power</b>	22	AVDDH	4	VDDCT_REG	4	<b>+1.8V regulator output (For VDDCT when LDO mode)</b>
<b>+1.7V analog power</b>	5	VDDCT	LX	LX	40	<b>+1.7V Switching regulator (For VDDCT when switching mode)</b>

**TRANSFORMER**




**RJ45**



**Quanta Computer Inc.**  
**PROJECT : ZH9**


Size	Document Number	Rev
	<b>LAN AR8152L</b>	4A
Date:	Sunday, March 28, 2010	Sheet 21 of 40

# 2.5" SATA HDD(HDD)



<20100303(C3A)>  
Swap U23's pin1 and pin3, pin4 and pin6, for layout issue.

<Layout note>  
Close to CONN




# LED/SW(UIF)


<20091214(A1A)\_Confirm with Acer Johnson\_Yeh>  
The JV01\_NL and SJV01\_NL had 4 LEDs --> Power / Battery / HDD / Communication

<20100203(B2A)>  
Change R401 from CS13302JB21 to CS12702JB14  
Change R402 from CS13302JB21 to CS14702JB28  
Change R403 from CS13302JB21 to CS11202JB21  
Change R404, R406 from CS13302JB21 to CS15602JB19  
Change R405, R407 from CS13302JB21 to CS13602JB13  
For LED's light issue.

<20100326(RAMP)>  
Change R401 from CS12702JB14 to CS13302JB21  
Change R404, R406 from CS15602JB19 to CS14702JB28  
Change R403 from CS11202JB21 to CS12702JB14  
Change R405, R407 from CS13602JB13 to CS12702JB14  
For LED's light issue.



<20100125(B2A)>  
Change SW1 from DHP00AC1G00 to DHP00533K00, for SMT issue.



## CAPS LED

## NUM LED

## HDD LED

## 3G LED WLAN LED

## BT LED

ID(Left-->Right)  
Power LED/BATT LED/HDD LED/WiFi LED

## PWR indicator

## PWR LED SUS LED



## FULL LED CHG LED

<LED spec>  
BLUE : Vf = 2.7~3.2V ; If = 5mA  
BLUE/ORANGE :  
BH-Vf = 2.7~3.7V ; If = 20mA max=25mA  
S2-Vf = 1.7~2.4V ; If = 20mA max=25mA





Size	Document Number	Rev
	<b>SATA HDD/LED/SW</b>	4A
Date:	Sunday, March 28, 2010	Sheet 22 of 40

# Mini Card(MPC)





Fun.	Model	+3V	+3VSUS	+1.5V	PCIE	USB	SMBUS	CLKREQ#	WAKE#	DISABLE#	PERST#	LED	SIZE
WLAN	Atheros AR9285 (HB95)	V	X	X	V	X	X	V	X	V	V	WLAN#	Half
WLAN	Broadcom BCM94313				V							WLAN#	Half
WLAN	Realtek RTL8191SE	X	V (295mA)	X	V	X	X	V	V	V	V	WLAN#	Half

# Mini Card 2(MNC)



Fun.	Model	+3V	+3VSUS	+1.5V	PCIE	USB	UIM	UIM_Vpp	SMBUS	CLKREQ#	WAKE#	DISABLE#	PERST#	LED	PCM	SIZE
3G	Qualcomm Gobi2000	X	V	X	X	V	V	X	X	X	X	V	X	WWAN#	V	Full
3G	HUAWEI EM770W	X	V (2.75/1.1A)	X	X	V	V	X	X	X	X	V	V	WWAN#	V	Full
3G	Option GTM382	X	V (2.75/1.1A)	X	X	V	V	X	X	X	X	V	V	WWAN#	V	Full
3G	Ericsson F3307	X	V (2.75/0.99A)	X	X	V	V	X	X	X	X	V	X	WWAN#	V	Full
Wimax	Intel 5150 (512...)	X	V (643mA)	X	V	V	X	X	X	V	V	V	V	WWAN#	V	Full


# MultiMedia SIM




**Quanta Computer Inc.**  
 PROJECT : ZH9


Size	Equipment Number	Rev
	<b>Mini-Card/WL/3G/SIM</b>	4A
Date	Sunday, March 28, 2010	Sheet 23 of 40

# AU6437B52-GBL-GR (MMC)



# 4 IN 1 CARD READER (MMC)






**Quanta Computer Inc.**  
 PROJECT : ZH9


Size	Document Number	Rev
	<b>AU6437 (Card Reader)</b>	4A
Date:	Sunday, March 26, 2010	Sheet 24 of 40



# EC(KBC)






<Layout note>  
Place every 0.1uF  
close to every  
power pin




## I/O ADDRESS SETTING

TEST Mode	TEST#	XORTR#	TRIST#
no test mode selected (normal operation)	1	X	X
XOR-tree test mode	0	0	1
ICT mode	0	1	0
Reserved exclusively for Nuvoton use	0	0	or 11





<20090831(A1A)\_EC team suggest>  
1.remove diode from DNBSWON#

<20090831(A1A)\_EC team suggest>  
1.change R192/R193 to 1k or 100k ohm  
2.change PWR/SUS LED's power from +3VPCU to +3V\_S5 or +3VSD5  
can reduce pull-high resistor of SUSLED#/PWRLED#






















1/13 Confirm by vendor mail :  
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)


HWPG  
<20100319(RAMP)>  
Non-stuff D9,D17, for cost down.




<20090831(A1A)\_EC team suggest>  
1.remove diode from EC\_SCI#





## INTERNAL KEYBOARD STRIP SET






<b>PROJECT : ZH9</b>		
<b>CHARGER (ISL88731)</b>		
Size	Document Number	Rev
Date: Sunday, March 28, 2010		4A
	Sheet	26 of 40





**Quanta Computer Inc.**  
**PROJECT : ZH9**  
**SYSTEM 5V/3V (RT8206B)**

Size	Document Number	Rev
		4A
Date: Sunday, March 28, 2010		Sheet 27 of 40



Parallel



$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$

Rdson = 13mOhm

$$L(ripple\ current) = (19 - 1) * 1 / (1u * 272k * 19) \sim 3.646A$$

$$13m * 9.5 = RILIM * 20uA$$

$$RILIM = 6.19K$$




$$VOUT = (1 + R1/R2) * 0.75$$

HI --- 0.95V  
LOW --- 1.1V

		<b>Quanta Computer Inc.</b> <b>PROJECT : ZH9</b>	
		Size	Document Number <b>NB_CORE(UP6111A)</b>
Date: Sunday, March 28, 2010		Sheet 29 of 40	

hexainf@hotmail.com



$$VOUT = (1 + R1/R2) * 0.75$$


$R_{dson} = 13m\Omega$


$L(\text{ripple current}) = (19 - 1.8) * 1.8 / (2.2\mu * 400k * 19) \sim 1.03A$

$13m * 7 = RILIM * 10\mu A$

$RILIM = 9.1K$

$(10\mu * PR35) / R_{dson} + \Delta I / 2 = I_{ocp}$





1.1V/7.3A  
OCP: 8.5A

$R_{ds} * OCP = R_{ILIM} * 20\mu A$

$V_{OUT} = (1 + R1/R2) * 0.75$

$TON = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$

$Frequency = V_{out} / (V_{in} * TON)$

$TON = 3.85p * 1M * 1 / (V_{in} - 0.5)$


$Frequency = 1 / (0.0036767) = 272K$

$R_{dson} = 13m\Omega$

$L(ripple\ current) = (19 - 1.1) * 1.1 / (1\mu * 272k * 19)$   
 $\sim 3.81A$


$13m * 8.5 = R_{ILIM} * 20\mu A$

$R_{ILIM} = 5.49K$








		<b>Quanta Computer Inc.</b> <b>PROJECT : ZH9</b>	
		Document Number <b>VCCP 1.1V(UP6111A)</b>	Rev 4A
Date:	Sunday, March 28, 2010	Sheet	31 of 40

hexainf@hotmail.com












Thermal protection

For EC control thermal protection (output 3.3V)


 <b>Quanta Computer Inc.</b> PROJECT : ZH9		Rev 4A
<b>Thermal protect</b>		
Date:	Sunday, March 28, 2010	Sheet 34 of 40

# INTERNAL CLOCK MODE



 <b>Quanta Computer Inc.</b> PROJECT : ZH9		Rev 4A
<b>Clock Distribution Diagram</b>		
Date:	Sunday, March 28, 2010	Sheet 35 of 40

hexainf@hotmail.com




POWER	Distribution
VIN	LCD Backlight, CPU_CORE,NB_CORE, +5VPCU, +3VPCU, +1.5VSUS, +1.1V_S5
CPU_CORE	CPU
CPU_VDDNB_CORE	power supply for on-die NorthBridge
NB_CORE	NorthBridge power supply
+5VPCU	USB Connector
+5V	CRT,Touch Pad ,Audio codec,SATA
+1.8V	NB & SB power supply
+3VPCU	RTC, Hall Sensor, System LED, EC, BIOS, Acer ID EEPROM, +3V_S5, +3VSUS, +3V
+3V_S5	SouthBridge,LAN , LAN EEPROM , RJ45 LED
+3VSUS	3G
+3V	CLK_GEN, CPU, NB,SB, LCD power switch,CCD, DMIC, BT, System LED, Codec, WLAN/Wimax, Card reader, EC
+2.5V	CPU,Discharge
+1.5VSUS	CPU,DDR,Discharge
+1.5V	CPU,DDR,NB
+SMDDR_VTERM	DDR
+SMDDR_VREF	CPU, DDR
+1.1V_S5	NorthBridge,Discharge
+1.1VSUS	Southbridge
+1.1V	CLK_GEN, CPU,NB,SB
CPU_VDDR	CPU

BOM Structure	
Fun.	Description
SPM@	w/ Sideport RAM
3G@	w/ 3G module
BT@	w/ BT module
HDM@	w/ HDMI
BOM@	BOM Control

		BOM@	
		Function	Description
CPU	CPU V105	U16: AJ00105VT00	
	CPU K125	U16: AJ0K125VT02	
	CPU K325	U16: AJ0K325VT02	
	CPU K625	U16: AJ0K625VT03	
w/ Sideport		L45,L46: Stuff(CX8PG221003)	
		R142: Non-stuff	
		C214: Stuff(CH4102K1B03)	
		C416: Stuff(CH5102K9B06)	
		Check U7,R295,R296,R283,R284	
	w/ SAM Sideport	U7: AKD5LGGT506 ; R295,R284: Stuff ; R296,R283: Non-stuff	
	w/ Hynix Sideport	U7: AKD5LZGTW04 ; R295,R283: Stuff ; R296,R284: Non-stuff	
	w/ ATI Sideport	U7: AKD5LGGT700 ; R296,R284: Stuff ; R295,R283: Non-stuff	
w/o Sideport		L45,L46: CS00003J951(0ohm)	
		R142: Stuff(CS23002JB13)	
		C214,C416: CS00002JB38(0ohm)	
		U7,R295,R296,R283,R284: Non-stuff	

## Nile Power On Sequence



### Power on sequence required:

- SB820:**
1. EC\_RSMRST# ramp up time (10% to 90%) <= 50 ms
  2. SB\_PWRGD (ECPWROK) rise time <= 50 ms
  3. SB\_PWRGD (ECPWROK) fail time <= 1 ms
  4. SB\_PWRGD (ECPWROK) de-asserted at least 1 ns before EC\_RSMRST# is asserted when entering G3 state.
  5. VBAT will be valid at least 5 seconds before S5\_3.3V and S5\_1.1V are ramped up to allow start time for internal RTC.
  6. 50us <= all power rails rise time except +3.3V\_S5 <= 40ms
  7. 100us <= +3.3V\_S5 rise time <= 40ms
  8. +1.8V\_S0 rails cannot ramp before the +3.3V\_S0 rails.
  9. +1.1V\_S0 rails cannot ramp before the +1.8V\_S0 rails.
  10. +1.1V\_S0 rails cannot ramp before the +3.3V\_S0 rails.
  11. +1.1V\_S5 rails cannot ramp before the +3.3V\_S5 rails.
  12. +3V\_S5 ramp down time > 300 μs.

- RS880:**
1. +1.1V valid before NB\_PWRGD HIGH >= 1 ms
  2. +1.8V\_NB\_IOPLLVDD18c(+1.8V) cannot ramp before the 3.3-V rails
  3. +1.5V\_SPM\_VDDQ(+1.5V) cannot ramp before the 3.3-V rails
  4. +1.8V\_NB\_VDDLTP18(+1.8V) cannot ramp before the 3.3-V rails
  5. +1.8V\_NB\_PLLVDD18(1.8V) cannot ramp before the 3.3-V rails
  6. 3.3-V rails cannot exceed the 1.8/1.5-V Sideport or 1.8-V Display and PLL rails by > 2.1 V.
  7. IOPLLVDD/PLLVDD(+1.1V) cannot ramp up before the 1.8/1.5-V Sideport or 1.8-V Display and PLL rails.
  8. VDDC(+NB\_CORE) rail cannot ramp before the 1.1-V PLL rails.

**Notice:**

1. CPU\_LDT\_RST# must be asserted a minimum of 1ms prior to the assertion of CPU\_PWRGD
2. CPU\_CLKP/N must be within specification a minimum of 1ms prior to the assertion of CPU\_PWRGD
3. CPU\_PWRGD remains deasserted at least 1ms after both CPU\_CLKP/N and all voltages to the processor are within specification for operation
4. all NB power rails (1.8V/1.2V/1.1V) valid before NB\_PWRGD at least 1ms
5. stable input clocks from CLKGEN(HT\_REFCLKP/N) to NB before NB\_PWRGD at least 1ms

**SB SMBUS Table**

	CLK GEN	RAM	Mini Card (WLAN)
(SB_DA0)/(SB_CL0) (+3V)	V	V	V
Power Plane	+3V	+3V	+3V
MOS CKT (Level shift)	X	X	X*

**EC SMBUS Table**

	Battery	CPU thermal Sensor
EC775 SDA1 / SCL1 (+3VPCU)	V	
EC775 SDA2 / SCL2 (+3V)		V
EC775 SDA3 / SCL3 ( )		
Power Plane	+3VPCU	+3V
MOS CKT (Level shift)	X	X

\*Reserve: There is not SMBUS function in AVL

SLP\_S3#(SUSB#):  
 S3 Sleep Power plane control Assertion of SLP\_S3# shuts off power to non-critical components when system transitions to S3, S4, or S5 states.

SLP\_S5#(SUSC#):  
 S5 Sleep Power plane control - Assertion of SLP\_S5# shuts power off to non-critical components when system transitions to S4 or S5 state.

