



JM70 -MV Block Diagram



SYSTEM DC/DC ISL62392 46	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(6A) 3D3V_S5(7A) 5V_AUX_S5 3D3V_AUX_S5
SYSTEM DC/DC TPS51124 46	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(10A) 1D5V_S3(10A)
RT9026 49	
1.5V_S3	DDR_VREF_S3 (1.2A)
G9198-15 14	
3D3V_S5	1D5V_S5 (300mA)
CHARGER ISL88731A 50	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 1.8V 6.0A
CPU DC/DC ADP3208C 51	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0-1.3V 38A
GFX DC/DC ISL6263 48	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 0-1.3V 6.5A



ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSPLVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3 DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/IHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled


NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

<http://hobi-elektronika.net>

UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Size A3	Document Number	Rev	SB
JM70-MV			
Date: Saturday, December 20, 2008	Sheet 2	of	55



ICS9LPRS365YGLFT setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR#_C controls SRC0 pair (default), 1 = CR#_C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1 = CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7# enabled (default) 1 = CR#_F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11# enabled (default) 1 = CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR#_H controls SRC10

SEL2	SEL1	SEL0	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size: Document Number **JM70-MV** Rev **SB**

Date: Saturday, December 20, 2008 Sheet 3 of 55

6 H_A#(35..3) <<< H_A#(35..3)

CPU1A 1 OF 4

- H_A#3 J4 A3#
- H_A#4 L5 A4#
- H_A#5 L4 A5#
- H_A#7 K6 A6#
- H_A#8 N2 A7#
- H_A#9 J1 A8#
- H_A#10 N3 A10#
- H_A#11 P5 A11#
- H_A#12 P2 A12#
- H_A#13 L2 A13#
- H_A#14 P4 A14#
- H_A#15 P1 A15#
- H_A#16 R1 A16#

6 H_ADSTB#0 <<< H_REQ#0 K3 REQ0#

- H_REQ#0 K3 REQ0#
- H_REQ#1 H2 REQ1#
- H_REQ#2 K2 REQ2#
- H_REQ#3 J3 REQ3#
- H_REQ#4 L1 REQ4#

6 H_ADSTB#1 <<< H_A#17 V2 A17#

- H_A#17 V2 A17#
- H_A#18 U5 A18#
- H_A#19 R3 A19#
- H_A#20 W6 A20#
- H_A#21 U4 A21#
- H_A#22 Y5 A22#
- H_A#23 U1 A23#
- H_A#24 R4 A24#
- H_A#25 T5 A25#
- H_A#26 T3 A26#
- H_A#27 W2 A27#
- H_A#28 W5 A28#
- H_A#29 Y4 A29#
- H_A#30 U2 A30#
- H_A#31 V4 A31#
- H_A#32 W3 A32#
- H_A#33 A4 A33#
- H_A#34 AB2 A34#
- H_A#35 AA3 A35#

12 H_ADSTB#0 <<< H_A#20 M4 A20#

- H_A#20 M4 A20#
- H_FERR# A5 FERR#
- H_IGNNE# C4 IGNNE#

12 H_STPCLK# <<< H_STPCLK# F5 STPCLK#

- H_STPCLK# F5 STPCLK#
- LINT0 C6 LINT0
- LINT1 B4 LINT1
- SMI# A3 SMI#

38 H_THA_Q <<< H_THA_Q T2 THA_Q

- H_THA_Q T2 THA_Q
- H_THC_Q V3 THC_Q
- BPM1_2 B2 RSV#B2
- RSVD#M4 M4 RSV#M4
- RSVD#N5 N5 RSV#N5
- RSVD#T2 T2 RSV#T2
- RSVD#V3 V3 RSV#V3
- RSVD#B2 B2 RSV#B2
- RSVD#C3 C3 RSV#C3
- RSVD#D2 D2 RSV#D2
- RSVD#D3 D3 RSV#D3
- RSVD#F6 F6 RSV#F6

5 H_GTUREF_2 <<< TDO_2 D3 TDO_2

- TDO_2 D3 TDO_2
- TDI_1 R1 TDID0_1
- TDI_2 R1 TDID2_1



38 H_THA_Q <<< H_THA_Q T2 THA_Q

- H_THA_Q T2 THA_Q
- H_THC_Q V3 THC_Q
- BPM1_0 B0 RSV#B0
- BPM1_1 B1 RSV#B1
- BPM1_2 B2 RSV#B2

38 H_THC_Q <<< H_THC_Q V3 THC_Q

- H_THC_Q V3 THC_Q
- BPM1_0 B0 RSV#B0
- BPM1_1 B1 RSV#B1
- BPM1_2 B2 RSV#B2

XDP FOR QUAD CORE CPU



Place testpoint on H_IERR# with a GND 0.1" away

H_THERMDA

H_THERMDC

Close to CPU

CPU_PROCHOT#_2

PM_THRMTRIP-A# CPU

CLK_CPU_BCLK# 3

QC = 64.10005.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

CPU1B 2 OF 4

- H_D#0 E22 D0#
- H_D#1 E24 D1#
- H_D#2 E26 D2#
- H_D#3 G22 D3#
- H_D#4 F23 D4#
- H_D#5 G25 D5#
- H_D#6 E25 D6#
- H_D#7 E23 D7#
- H_D#8 K24 D8#
- H_D#9 G24 D9#
- H_D#10 J24 D10#
- H_D#11 J23 D11#
- H_D#12 H22 D12#
- H_D#13 F26 D13#
- H_D#14 K22 D14#
- H_D#15 H23 D15#

6 H_DSTBN#0 <<< H_DSTBN0#

6 H_DSTBP#0 <<< H_DSTBP0#

6 H_DINV#0 <<< H_DINV0#

6 H_DSTBN#1 <<< H_DSTBN1#

6 H_DSTBP#1 <<< H_DSTBP1#

6 H_DINV#1 <<< H_DINV1#

6 H_DSTBN#2 <<< H_DSTBN2#

6 H_DSTBP#2 <<< H_DSTBP2#

6 H_DINV#2 <<< H_DINV2#

6 H_DSTBN#3 <<< H_DSTBN3#

6 H_DSTBP#3 <<< H_DSTBP3#

6 H_DINV#3 <<< H_DINV3#

6 H_DSTBN#4 <<< H_DSTBN4#

6 H_DSTBP#4 <<< H_DSTBP4#

6 H_DINV#4 <<< H_DINV4#

6 H_DSTBN#5 <<< H_DSTBN5#

6 H_DSTBP#5 <<< H_DSTBP5#

6 H_DINV#5 <<< H_DINV5#

6 H_DSTBN#6 <<< H_DSTBN6#

6 H_DSTBP#6 <<< H_DSTBP6#

6 H_DINV#6 <<< H_DINV6#

- H_DINV#(3..0) <<< H_DINV#(3..0) 6
- H_DSTBN#(3..0) <<< H_DSTBN#(3..0) 6
- H_DSTBP#(3..0) <<< H_DSTBP#(3..0) 6
- H_D#(63..0) <<< H_D#(63..0) 6

H_THERMDA

H_THERMDC

Close to CPU

CPU_PROCHOT#_2

PM_THRMTRIP-A# CPU

CLK_CPU_BCLK# 3

QC = 64.10005.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

QC = 64.17415.6DL

Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

Place these TP on button-side, easy to measure.


Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5". Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".

UMA

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (1 of 2)	
Size	Document Number	Rev
	JM70-MV	SB
Date: Saturday, December 20, 2008	Sheet 4	of 55



layout note: "1D5V_VCCA_S0" as short as possible

Layout Note:
VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.

CPU TYPE TABLE



CPU	GTLREF_CONTROL	H_GTLREF
DAUL CORE	GND PIN	0V
QUAD CORE	FLOATING PIN	0.63*VTT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (2 of 2)**

Size: Document Number: **JM70-MV** Rev: **SB**

Date: Saturday, December 20, 2008 Sheet 5 of 55




Place them near to the chip (< 0.5")



NB1A		1 OF 10	
H_D#0	F2	H_D#_0	H_A#_3
H_D#1	G8	H_D#_1	H_A#_4
H_D#2	F8	H_D#_2	H_A#_5
H_D#3	F6	H_D#_3	H_A#_6
H_D#4	G2	H_D#_4	H_A#_7
H_D#5	H6	H_D#_5	H_A#_8
H_D#6	F6	H_D#_6	H_A#_9
H_D#7	D4	H_D#_7	H_A#_10
H_D#8	H3	H_D#_8	H_A#_11
H_D#9	M9	H_D#_9	H_A#_12
H_D#10	M11	H_D#_10	H_A#_13
H_D#11	J1	H_D#_11	H_A#_14
H_D#12	J2	H_D#_12	H_A#_15
H_D#13	N12	H_D#_13	H_A#_16
H_D#14	J6	H_D#_14	H_A#_17
H_D#15	P2	H_D#_15	H_A#_18
H_D#16	L2	H_D#_16	H_A#_19
H_D#17	R2	H_D#_17	H_A#_20
H_D#18	N9	H_D#_18	H_A#_21
H_D#19	L6	H_D#_19	H_A#_22
H_D#20	M5	H_D#_20	H_A#_23
H_D#21	I3	H_D#_21	H_A#_24
H_D#22	N2	H_D#_22	H_A#_25
H_D#23	R1	H_D#_23	H_A#_26
H_D#24	N5	H_D#_24	H_A#_27
H_D#25	N6	H_D#_25	H_A#_28
H_D#26	P13	H_D#_26	H_A#_29
H_D#27	N8	H_D#_27	H_A#_30
H_D#28	L7	H_D#_28	H_A#_31
H_D#29	N10	H_D#_29	H_A#_32
H_D#30	M3	H_D#_30	H_A#_33
H_D#31	Y3	H_D#_31	H_A#_34
H_D#32	Y6	H_D#_32	H_A#_35
H_D#33	Y10	H_D#_33	
H_D#34	Y12	H_D#_34	
H_D#35	Y14	H_D#_35	
H_D#36	W2		
H_D#37	AA8		
H_D#38	Y9		
H_D#39	AA13		
H_D#40	AA9		
H_D#41	AA11		
H_D#42	AD11		
H_D#43	AD10		
H_D#44	AD13		
H_D#45	AE12		
H_D#46	AE9		
H_D#47	AA2		
H_D#48	AD8		
H_D#49	AD3		
H_D#50	AD7		
H_D#51	AE14		
H_D#52	AF3		
H_D#53	AC1		
H_D#54	AE3		
H_D#55	AC3		
H_D#56	AE11		
H_D#57	AE8		
H_D#58	AG2		
H_D#59	AD6		
H_D#60			
H_D#61			
H_D#62			
H_D#63			

HOST

H_A#_3	A14	H_A#3	H_A#(35..3) <<>> H_A#[35..3] 4
H_A#_4	C15	H_A#4	
H_A#_5	E16	H_A#5	
H_A#_6	H13	H_A#6	
H_A#_7	C18	H_A#7	
H_A#_8	M16	H_A#8	
H_A#_9	J13	H_A#9	
H_A#_10	P16	H_A#10	
H_A#_11	R16	H_A#11	
H_A#_12	N17	H_A#12	
H_A#_13	M13	H_A#13	
H_A#_14	E17	H_A#14	
H_A#_15	P17	H_A#15	
H_A#_16	E17	H_A#16	
H_A#_17	G20	H_A#17	
H_A#_18	B19	H_A#18	
H_A#_19	J16	H_A#19	
H_A#_20	E20	H_A#20	
H_A#_21	H16	H_A#21	
H_A#_22	J20	H_A#22	
H_A#_23	A17	H_A#23	
H_A#_24	B17	H_A#24	
H_A#_25	L16	H_A#25	
H_A#_26	C21	H_A#26	
H_A#_27	J17	H_A#27	
H_A#_28	H20	H_A#28	
H_A#_29	B18	H_A#29	
H_A#_30	K17	H_A#30	
H_A#_31	B20	H_A#31	
H_A#_32	F21	H_A#32	
H_A#_33	K21	H_A#33	
H_A#_34	L20	H_A#34	
H_A#_35		H_A#35	
H_ADSP#	H12	H_ADSP# 4	
H_ADSTB#_0	B16	H_ADSTB#0 4	
H_ADSTB#_1	G17	H_ADSTB#1 4	
H_BNR#	A9	H_BNR# 4	
H_BPRI#	E11	H_BPRI# 4	
H_BREQ#	G12	H_BREQ# 4	
H_DEFER#	E3	H_DEFER# 4	
H_DBSY#	B10	H_DBSY# 4	
HPLL_CLK#	AH7	GLK_MCH_BCLK# 3	
HPLL_CLK#	AH6	GLK_MCH_BCLK# 3	
H_DPWR#	J11	H_DPWR# 4	
H_DRDY#	E9	H_DRDY# 4	
H_HIT#	H9	H_HIT# 4	
H_HITM#	E12	H_HITM# 4	
H_LOCK#	H11	H_LOCK# 4	
H_TRDY#	C9	H_TRDY# 4	
H_DIN#_0	J8	H_DIN#0	H_DIN#[3..0] <<>> H_DIN#[3..0] 4
H_DIN#_1	L3	H_DIN#1	
H_DIN#_2	Y13	H_DIN#2	
H_DIN#_3	Y1	H_DIN#3	
H_DSTB#_0	L10	H_DSTB#0	H_DSTB#[3..0] <<>> H_DSTB#[3..0] 4
H_DSTB#_1	M7	H_DSTB#1	
H_DSTB#_2	AA5	H_DSTB#2	
H_DSTB#_3	AE6	H_DSTB#3	
H_DSTBP#_0	L9	H_DSTBP#0	H_DSTBP#[3..0] <<>> H_DSTBP#[3..0] 4
H_DSTBP#_1	M8	H_DSTBP#1	
H_DSTBP#_2	AA6	H_DSTBP#2	
H_DSTBP#_3	AE5	H_DSTBP#3	
H_REQ#_0	B15	H_REQ#0	<<>> H_REQ#[4..0] 4
H_REQ#_1	K13	H_REQ#1	
H_REQ#_2	E13	H_REQ#2	
H_REQ#_3	B13	H_REQ#3	
H_REQ#_4	B14	H_REQ#4	
H_RS#_0	B6	H_RS#0	>>> H_RS#[2..0] 4
H_RS#_1	E12	H_RS#1	
H_RS#_2	C8	H_RS#2	



2008.12.08 SB

2008.11.27 SB

http://hobi-elektronika.net



Close to GMCH as 500 mils.

FOR Cantiga: 1.02k_1r ohm
Teenah: 1.3k ohm
CMT IREF routing Trace width use 20 mil

FOR Cantiga: 500 ohm
Teenah: 392 ohm

FOR Discrete change RN to 0 ohm
(66.R0036.A8L)

FOR Discrete, change to 0 ohm
(66.R0036.A8L)



16 M_A_DQ[63.0] <<< M_A_DQ[63.0]

M A DQ0 AJ38 SA_DQ_0
M A DQ1 AJ41 SA_DQ_1
M A DQ2 AN38 SA_DQ_2
M A DQ3 AJ36 SA_DQ_3
M A DQ4 AJ40 SA_DQ_4
M A DQ5 AM44 SA_DQ_5
M A DQ6 AM44 SA_DQ_6
M A DQ7 AM42 SA_DQ_7
M A DQ8 AN43 SA_DQ_8
M A DQ9 AN44 SA_DQ_9
M A DQ10 AU40 SA_DQ_10
M A DQ11 AT38 SA_DQ_11
M A DQ12 AN41 SA_DQ_12
M A DQ13 AN39 SA_DQ_13
M A DQ14 AU44 SA_DQ_14
M A DQ15 AU42 SA_DQ_15
M A DQ16 AV39 SA_DQ_16
M A DQ17 AV44 SA_DQ_17
M A DQ18 BA40 SA_DQ_18
M A DQ19 BD43 SA_DQ_19
M A DQ20 AV41 SA_DQ_20
M A DQ21 AV43 SA_DQ_21
M A DQ22 BC41 SA_DQ_22
M A DQ23 BC40 SA_DQ_23
M A DQ24 AY37 SA_DQ_24
M A DQ25 BD38 SA_DQ_25
M A DQ26 AV37 SA_DQ_26
M A DQ27 AT36 SA_DQ_27
M A DQ28 AY38 SA_DQ_28
M A DQ29 BB39 SA_DQ_29
M A DQ30 AV36 SA_DQ_30
M A DQ31 AW36 SA_DQ_31
M A DQ32 BD13 SA_DQ_32
M A DQ33 AU11 SA_DQ_33
M A DQ34 BC11 SA_DQ_34
M A DQ35 BA12 SA_DQ_35
M A DQ36 AU13 SA_DQ_36
M A DQ37 AV13 SA_DQ_37
M A DQ38 BD12 SA_DQ_38
M A DQ39 BC12 SA_DQ_39
M A DQ40 BB9 SA_DQ_40
M A DQ41 BA9 SA_DQ_41
M A DQ42 AU10 SA_DQ_42
M A DQ43 AV9 SA_DQ_43
M A DQ44 BA11 SA_DQ_44
M A DQ45 BD9 SA_DQ_45
M A DQ46 AY8 SA_DQ_46
M A DQ47 BA6 SA_DQ_47
M A DQ48 AV5 SA_DQ_48
M A DQ49 AV7 SA_DQ_49
M A DQ50 AT9 SA_DQ_50
M A DQ51 AN8 SA_DQ_51
M A DQ52 AU5 SA_DQ_52
M A DQ53 AU6 SA_DQ_53
M A DQ54 AT5 SA_DQ_54
M A DQ55 AN10 SA_DQ_55
M A DQ56 AM11 SA_DQ_56
M A DQ57 AM5 SA_DQ_57
M A DQ58 AJ9 SA_DQ_58
M A DQ59 AJ8 SA_DQ_59
M A DQ60 AN12 SA_DQ_60
M A DQ61 AM13 SA_DQ_61
M A DQ62 AJ11 SA_DQ_62
M A DQ63 AJ12 SA_DQ_63

NB1D 4 OF 10

SA_BS_0 BD21 M A BS#0 16
SA_BS_1 BG18 M A BS#1 16
SA_BS_2 AT25 M A BS#2 16

SA_RAS# BB20 M A RAS# 16
SA_CAS# BD20 M A CAS# 16
SA_WE# AY20 M A WE# 16

SA_DM_0 AM37 M A DM0 M A DM[7..0] 16
SA_DM_1 AT41 M A DM1
SA_DM_2 AY41 M A DM2
SA_DM_3 AU39 M A DM3
SA_DM_4 BB12 M A DM4
SA_DM_5 AY6 M A DM5
SA_DM_6 AT7 M A DM6
SA_DM_7 AJ5 M A DM7

SA_DQS_0 AJ44 M A DQS0 M A DQS[7..0] 16
SA_DQS_1 AT44 M A DQS1
SA_DQS_2 BA43 M A DQS2
SA_DQS_3 BC37 M A DQS3
SA_DQS_4 AW12 M A DQS4
SA_DQS_5 BC8 M A DQS5
SA_DQS_6 AU8 M A DQS6
SA_DQS_7 AM7 M A DQS7

SA_DQS#_0 AJ43 M A DQS#0 M A DQS#[7..0] 16
SA_DQS#_1 AT43 M A DQS#1
SA_DQS#_2 BA44 M A DQS#2
SA_DQS#_3 BD37 M A DQS#3
SA_DQS#_4 AY12 M A DQS#4
SA_DQS#_5 BD8 M A DQS#5
SA_DQS#_6 AU9 M A DQS#6
SA_DQS#_7 AM8 M A DQS#7

SA_MA_0 BA21 M A A0 M A A[14..0] 16
SA_MA_1 BC24 M A A1
SA_MA_2 BG24 M A A2
SA_MA_3 BH24 M A A3
SA_MA_4 BG25 M A A4
SA_MA_5 BA24 M A A5
SA_MA_6 BD24 M A A6
SA_MA_7 BG27 M A A7
SA_MA_8 BF25 M A A8
SA_MA_9 AW24 M A A9
SA_MA_10 BC21 M A A10
SA_MA_11 BG26 M A A11
SA_MA_12 BH26 M A A12
SA_MA_13 BH17 M A A13
SA_MA_14 AY25 M A A14

DDR SYSTEM MEMORY A

CANTIGA-GM-GP-U-NF
71.CNTIG.00U

17 M_B_DQ[63.0] <<< M_B_DQ[63.0]

M B DQ0 AK47 SB_DQ_0
M B DQ1 AH46 SB_DQ_1
M B DQ2 AP47 SB_DQ_2
M B DQ3 AP46 SB_DQ_3
M B DQ4 AJ46 SB_DQ_4
M B DQ5 AJ48 SB_DQ_5
M B DQ6 AM48 SB_DQ_6
M B DQ7 AP48 SB_DQ_7
M B DQ8 AU47 SB_DQ_8
M B DQ9 AU46 SB_DQ_9
M B DQ10 AU48 SB_DQ_10
M B DQ11 AY48 SB_DQ_11
M B DQ12 AT47 SB_DQ_12
M B DQ13 AR47 SB_DQ_13
M B DQ14 BA47 SB_DQ_14
M B DQ15 BC47 SB_DQ_15
M B DQ16 BC46 SB_DQ_16
M B DQ17 BG43 SB_DQ_17
M B DQ18 BG43 SB_DQ_18
M B DQ19 BF43 SB_DQ_19
M B DQ20 BF45 SB_DQ_20
M B DQ21 BC41 SB_DQ_21
M B DQ22 BF40 SB_DQ_22
M B DQ23 BF41 SB_DQ_23
M B DQ24 BG38 SB_DQ_24
M B DQ25 BF38 SB_DQ_25
M B DQ26 BH35 SB_DQ_26
M B DQ27 BC35 SB_DQ_27
M B DQ28 BH40 SB_DQ_28
M B DQ29 BC38 SB_DQ_29
M B DQ30 BC34 SB_DQ_30
M B DQ31 BH34 SB_DQ_31
M B DQ32 BH14 SB_DQ_32
M B DQ33 BG12 SB_DQ_33
M B DQ34 BH11 SB_DQ_34
M B DQ35 BG8 SB_DQ_35
M B DQ36 BH12 SB_DQ_36
M B DQ37 BF8 SB_DQ_37
M B DQ38 BG7 SB_DQ_38
M B DQ39 BC5 SB_DQ_39
M B DQ40 BC6 SB_DQ_40
M B DQ41 AY3 SB_DQ_41
M B DQ42 AY3 SB_DQ_42
M B DQ43 BF6 SB_DQ_43
M B DQ44 BF5 SB_DQ_44
M B DQ45 BA1 SB_DQ_45
M B DQ46 BD3 SB_DQ_46
M B DQ47 AV2 SB_DQ_47
M B DQ48 AU3 SB_DQ_48
M B DQ49 AR3 SB_DQ_49
M B DQ50 AN2 SB_DQ_50
M B DQ51 AY2 SB_DQ_51
M B DQ52 AV1 SB_DQ_52
M B DQ53 AP3 SB_DQ_53
M B DQ54 AR1 SB_DQ_54
M B DQ55 AL1 SB_DQ_55
M B DQ56 AL2 SB_DQ_56
M B DQ57 AJ1 SB_DQ_57
M B DQ58 AH1 SB_DQ_58
M B DQ59 AM2 SB_DQ_59
M B DQ60 AM3 SB_DQ_60
M B DQ61 AH3 SB_DQ_61
M B DQ62 AJ3 SB_DQ_62
M B DQ63 AJ3 SB_DQ_63

NB1E 5 OF 10

SB_BS_0 BC16 M B BS#0 17
SB_BS_1 BB17 M B BS#1 17
SB_BS_2 BB33 M B BS#2 17

SB_RAS# AU17 M B RAS# 17
SB_CAS# BG16 M B CAS# 17
SB_WE# BF14 M B WE# 17

SB_DM_0 AM47 M B DM0 M B DM[7..0] 17
SB_DM_1 AY47 M B DM1
SB_DM_2 BD40 M B DM2
SB_DM_3 BF35 M B DM3
SB_DM_4 BC11 M B DM4
SB_DM_5 BA3 M B DM5
SB_DM_6 AP1 M B DM6
SB_DM_7 AK2 M B DM7

SB_DQS_0 AL47 M B DQS0 M B DQS[7..0] 17
SB_DQS_1 AV48 M B DQS1
SB_DQS_2 BG41 M B DQS2
SB_DQS_3 BG37 M B DQS3
SB_DQS_4 BH9 M B DQS4
SB_DQS_5 BB2 M B DQS5
SB_DQS_6 AU1 M B DQS6
SB_DQS_7 AN6 M B DQS7

SB_DQS#_0 AL46 M B DQS#0 M B DQS#[7..0] 17
SB_DQS#_1 AV47 M B DQS#1
SB_DQS#_2 BH41 M B DQS#2
SB_DQS#_3 BH37 M B DQS#3
SB_DQS#_4 BG9 M B DQS#4
SB_DQS#_5 BC2 M B DQS#5
SB_DQS#_6 AT2 M B DQS#6
SB_DQS#_7 AN5 M B DQS#7


SB_MA_0 AV17 M B A0 M B A[14..0] 17
SB_MA_1 BA25 M B A1
SB_MA_2 BC25 M B A2
SB_MA_3 AU25 M B A3
SB_MA_4 AW25 M B A4
SB_MA_5 BB28 M B A5
SB_MA_6 AU28 M B A6
SB_MA_7 AW28 M B A7
SB_MA_8 AT33 M B A8
SB_MA_9 BD33 M B A9
SB_MA_10 BB16 M B A10
SB_MA_11 AW33 M B A11
SB_MA_12 AY33 M B A12
SB_MA_13 BH15 M B A13
SB_MA_14 AU33 M B A14

DDR SYSTEM MEMORY B

CANTIGA-GM-GP-U-NF
71.CNTIG.00U


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Cantiga (3 of 6)
Size: Document Number Rev: SB
Date: Saturday, December 20, 2008 Sheet 8 of 55




2008.12.14 SB

CANTIGA-GM-GP-UJNF
71.CNTIG.00U




<http://hobi-elektronika.net>

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Cantiga (5 of 6)	
Size	Document Number
JM70-MV	
Date: Saturday, December 20, 2008	Sheet 10 of 55



CANTIGA-GM-GP-U-NF
71.CNTIG.00U




CANTIGA-GM-GP-U-NF
71.CNTIG.00U



<http://hobi-elektronika.net>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Cantiga (6 of 6)	
Size	Document Number JM70-MV
Date: Saturday, December 20, 2008	Sheet 11 of 55
	Rev SB



Layout note: R373 needs to be placed within 2" of ICH9, R379 must be placed within 2" of R373 w/o stub

Place within 500 mils of ICH9 ball



UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title **ICH9-M (1 of 4)**

Size	Document Number	Rev
	JM70-MV	SB

Date: Saturday, December 20, 2008 Sheet 12 of 55




Pair	Device
0	USB2
1	USB3
2	USB4
3	MINIC1
4	WEBCAM
5	NEW1
6	FP
7	Bluetooth
8	NC
9	USB1
10	MINIC2
11	Cardreader



緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ICH9-M (2 of 4)
JM70-MV

Size	Document Number	Rev
Date: Saturday, December 20, 2008	Sheet 13 of 55	SB



*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail


Layout Note: Place near ICH9

Layout Note: Place near ICH9M


<http://hobi-elektronika.net>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		ICH9-M (3 of 4)	
Size	Document Number	JM70-MV	
Date:	Saturday, December 20, 2008	Sheet	14 of 55
Rev	SB		




<http://hobi-elektronika.net>




<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		Title	
		<p>ICH9-M (4 of 4)</p>	
Size	Document Number	Rev	
<p>JM70-MV</p>		<p>SB</p>	
Date:	Saturday, December 20, 2008	Sheet	15 of 55


DDR3 SOCKET_1



Layout Note : Near Pin 126




Layout Note : Near Pin 1



緯創資通 Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.


Title		DDR3 Socket	
Size	Document Number	JM70-MV	
File: S:\hobi_electronics\JM70-MV	Sheet	16	of 55
Rev	SB		

DDR3 SOCKET_2




NORMAL TYPE

Layout Note : Near Pin 126




Layout Note : Near Pin 1









緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.







File: **DDR3 Socket2**
 Size: Document Number: **JM70-MV** Rev: SB
 Date: Saturday, December 20, 2008 Sheet: 17 of 55



MXM3A 1 OF 3		MXM3B 2 OF 3	
PEG_RXP0 Do Not Stuff	C452	DIS GRXP0 149	PEG_RX0
PEG_RXN0 Do Not Stuff	C451	DIS GRXN0 147	PEG_RX0#0
PEG_RXP1 Do Not Stuff	C448	DIS GRXP1 143	PEG_RX1
PEG_RXN1 Do Not Stuff	C447	DIS GRXN1 141	PEG_RX1#0
PEG_RXP2 Do Not Stuff	C445	DIS GRXP2 137	PEG_RX2
PEG_RXN2 Do Not Stuff	C444	DIS GRXN2 135	PEG_RX2#0
PEG_RXP3 Do Not Stuff	C434	DIS GRXP3 123	PEG_RX3
PEG_RXN3 Do Not Stuff	C441	DIS GRXN3 121	PEG_RX3#0
PEG_RXP4 Do Not Stuff	C450	DIS GRXP4 117	PEG_RX3#M
PEG_RXN4 Do Not Stuff	C449	DIS GRXN4 115	PEG_RX3#M#0
PEG_RXP5 Do Not Stuff	C437	DIS GRXP5 111	PEG_RX4#M
PEG_RXN5 Do Not Stuff	C446	DIS GRXN5 109	PEG_RX4#M#0
PEG_RXP6 Do Not Stuff	C436	DIS GRXP6 107	PEG_RX5#M
PEG_RXN6 Do Not Stuff	C435	DIS GRXN6 103	PEG_RX5#M#0
PEG_RXP7 Do Not Stuff	C440	DIS GRXP7 99	PEG_RX7
PEG_RXN7 Do Not Stuff	C439	DIS GRXN7 97	PEG_RX7#0
PEG_RXP8 Do Not Stuff	C438	DIS GRXP8 93	PEG_RX8
PEG_RXN8 Do Not Stuff	C437	DIS GRXN8 91	PEG_RX8#0
PEG_RXP9 Do Not Stuff	C430	DIS GRXP9 87	PEG_RX8#M
PEG_RXN9 Do Not Stuff	C429	DIS GRXN9 85	PEG_RX8#M#0
PEG_RXP10 Do Not Stuff	C446	DIS GRXP10 85	PEG_RX9#M
PEG_RXN10 Do Not Stuff	C447	DIS GRXN10 79	PEG_RX10
PEG_RXP11 Do Not Stuff	C438	DIS GRXP11 75	PEG_RX10#M
PEG_RXN11 Do Not Stuff	C437	DIS GRXN11 73	PEG_RX10#M#0
PEG_RXP12 Do Not Stuff	C454	DIS GRXP12 69	PEG_RX11#M
PEG_RXN12 Do Not Stuff	C453	DIS GRXN12 67	PEG_RX12
PEG_RXP13 Do Not Stuff	C425	DIS GRXP13 63	PEG_RX12#M
PEG_RXN13 Do Not Stuff	C424	DIS GRXN13 61	PEG_RX13
PEG_RXP14 Do Not Stuff	C421	DIS GRXP14 57	PEG_RX13#M
PEG_RXN14 Do Not Stuff	C420	DIS GRXN14 55	PEG_RX14#M
PEG_RXP15 Do Not Stuff	C423	DIS GRXP15 51	PEG_RX15#M
PEG_RXN15 Do Not Stuff	C422	DIS GRXN15 49	PEG_RX15#M#0
PEG_TXP0 Do Not Stuff	C103	DIS GTXP0 150	PEG_TX0
PEG_TXN0 Do Not Stuff	C102	DIS GTXN0 148	PEG_TX0#0
PEG_TXP1 Do Not Stuff	C106	DIS GTXP1 144	PEG_TX1
PEG_TXN1 Do Not Stuff	C105	DIS GTXN1 142	PEG_TX1#0
PEG_TXP2 Do Not Stuff	C104	DIS GTXP2 138	PEG_TX2
PEG_TXN2 Do Not Stuff	C99	DIS GTXN2 136	PEG_TX2#0
PEG_TXP3 Do Not Stuff	C101	DIS GTXP3 132	PEG_TX3
PEG_TXN3 Do Not Stuff	C100	DIS GTXN3 130	PEG_TX3#0
PEG_TXP4 Do Not Stuff	C75	DIS GTXP4 116	PEG_TX4
PEG_TXN4 Do Not Stuff	C74	DIS GTXN4 114	PEG_TX4#0
PEG_TXP5 Do Not Stuff	C98	DIS GTXP5 110	PEG_TX5
PEG_TXN5 Do Not Stuff	C97	DIS GTXN5 108	PEG_TX5#0
PEG_TXP6 Do Not Stuff	C78	DIS GTXP6 104	PEG_TX6
PEG_TXN6 Do Not Stuff	C77	DIS GTXN6 102	PEG_TX6#0
PEG_TXP7 Do Not Stuff	C76	DIS GTXP7 98	PEG_TX7
PEG_TXN7 Do Not Stuff	C75	DIS GTXN7 96	PEG_TX7#0
PEG_TXP8 Do Not Stuff	C74	DIS GTXP8 92	PEG_TX8
PEG_TXN8 Do Not Stuff	C72	DIS GTXN8 90	PEG_TX8#0
PEG_TXP9 Do Not Stuff	C94	DIS GTXP9 86	PEG_TX9#M
PEG_TXN9 Do Not Stuff	C93	DIS GTXN9 84	PEG_TX9#M#0
PEG_TXP10 Do Not Stuff	C95	DIS GTXP10 80	PEG_TX10
PEG_TXN10 Do Not Stuff	C94	DIS GTXN10 78	PEG_TX10#0
PEG_TXP11 Do Not Stuff	C91	DIS GTXP11 74	PEG_TX10#M
PEG_TXN11 Do Not Stuff	C90	DIS GTXN11 72	PEG_TX11#M
PEG_TXP12 Do Not Stuff	C89	DIS GTXP12 68	PEG_TX11#M#0
PEG_TXN12 Do Not Stuff	C88	DIS GTXN12 66	PEG_TX12#M
PEG_TXP13 Do Not Stuff	C87	DIS GTXP13 62	PEG_TX12#M#0
PEG_TXN13 Do Not Stuff	C86	DIS GTXN13 60	PEG_TX13#M
PEG_TXP14 Do Not Stuff	C85	DIS GTXP14 56	PEG_TX13#M#0
PEG_TXN14 Do Not Stuff	C84	DIS GTXN14 54	PEG_TX14#M
PEG_TXP15 Do Not Stuff	C84	DIS GTXP15 50	PEG_TX14#M#0
PEG_TXN15 Do Not Stuff	C83	DIS GTXN15 48	PEG_TX15#M
PEG_TXP16 Do Not Stuff	C153	DIS GTXP16 153	PEG_TX16#M
PEG_TXN16 Do Not Stuff	C152	DIS GTXN16 151	PEG_TX16#M#0
PEG_TXP17 Do Not Stuff	C151	DIS GTXP17 149	PEG_TX17#M
PEG_TXN17 Do Not Stuff	C150	DIS GTXN17 147	PEG_TX17#M#0



2008.12.16 SB



<http://hobi-elektronika.net>

UMA


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **LCD CONN**


Size	Document Number	Rev
	JM70-MV	SB

Date: Saturday, December 20, 2008 Sheet 19 of 55


Layout Note:
Place these resistors close to the CRT-out connector



Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




CRT I/F & CONNECTOR




<http://hobi-elektronika.net>

Hsync & Vsync level shift








DDC_CLK & DATA level shift




緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CRT CONN	
Title	Rev
Size	Document Number
JM70-MV	
Date: Saturday, December 20, 2008	Sheet 20 of 55

HDMI Connector




<http://hobi-elektronika.net>

SATA Connector



<http://hobi-elektronika.net>

UMA




 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title HDD CONN	
Size	Document Number
JM70-MV	
Date: Saturday, December 20, 2008	Rev SB
Sheet 22	of 55

2nd HDD SATA Connector

2008.12.12 SB

12 SATA_RXP1
12 SATA_RXN1

12 SATA_TXN1
12 SATA_TXP1




UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title 2nd HDD			
Size	Document Number		Rev
	JM70-MV		SB
Date:	Saturday, December 20, 2008	Sheet	23 of 55


<http://hobi-elektronika.net>

ODD Connector




<http://hobi-elektronika.net>

UMA


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <h2 style="margin: 0;">ODD</h2>	
Size	Document Number
<h2 style="margin: 0;">JM70-MV</h2>	
Date:	Rev
Saturday, December 20, 2008	SB
Sheet 24 of 55	

ESATA Connector




<http://hobi-elektronika.net>


UMA

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ESATA	
Size A4	Document Number JM70-MV
Rev SB	
Date: Saturday, December 20, 2008	
Sheet 25 of 55	

BLUETOOTH MODULE



EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request





<http://hobi-elektronika.net>

UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLUETOOTH			
Size	Document Number		Rev
	JM70-MV		SB
Date: Saturday, December 20, 2008		Sheet 26	of 55

USB1 Connector




<http://hobi-elektronika.net>

UMA	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB CONN	
Size	Document Number
JM70-MV	
Date: Saturday, December 20, 2008	Sheet 27 of 55
Rev	SB




2008.12.14 SB





72.24C64.F01

2008.12.14 SB




84.00069.B1B

2nd = 84.DCP68.01B



Place PLLVDD/AVDDL CKT as close to chip as possible



R349 change to Bead for Transmitter Distortion

UMA



緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: BCM5764		
Size Custom	Document Number: JM70-MV	Rev: SB
Date: Saturday, December 20, 2008	Sheet 28 of 55	

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



LAN Connector

LAN Connector

GIGA Lan Transformer




<http://hobi-elektronika.net>



UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN CONN			
Size	Document Number	Rev	
A3	JM70-MV	SB	
Date:	Saturday, December 20, 2008	Sheet	29 of 55



2008.11.27 SB

2008.12.05 SB


4.75V / 300mA


2nd: 74.00923.C3F
(G923-475T1UF-GP)

<http://hobi-elektronika.net>


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Azalia codec ALC888	
Size A3	Document Number JM70-MV
Date Saturday, December 20, 2008	Rev SB

AUDIO OP AMPLIFIER



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
AUDIO AMP	
Size	Document Number
JM70-MV	
Date	Rev
Saturday, December 20, 2008	SB
Sheet 31	of 55


<http://hobby-electronika.net>



2008.12.14 SB

2008.12.08 SB

SUBWOOFER CONN.




<http://hobi-elektronika.net>

UMA		
緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Subwoofer Conn.		
JM70-MV		
Date: Saturday, December 20, 2008	Sheet 32 of 55	Rev SB

LINE IN

2008.12.08 SB




2nd = 22.10088.H01

22.10088.E21

LINE OUT / SPDIF


2008.12.08 SB



2008.11.27 SB

MIC IN

2008.12.08 SB




2nd = 22.10088.G91

22.10088.E21

Internal Speaker

2008.12.08 SB




2nd = 20.F0984.004

UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO jack		
Size	Document Number				Rev
	JM70-MV				SB
Date:	Saturday, December 20, 2008	Sheet	33	of	55

MDC 1.5 CONN




2008.11.27 SB

DY DY DY DY



DY

UMA

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MDC	
Size	Document Number
	JM70-MV
Date: Saturday, December 20, 2008	Rev SB
Sheet 34	of 55



5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



2nd = 20.10079.011
20.10081.011

2008.12.12 SB <http://hobi-elektronika.net>



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Cardreader**

Size: Document Number: **JM70-MV** Rev: **SB**

Date: Saturday, December 20, 2008 Sheet 35 of 55





2nd = 62.10081.131
62.10081.151



2nd = 74.83351.073

Place them Near to Chip

Place them Near to Connector



NEW

NEW

NEW

NEW

NEW

NEW






<http://hobi-elektronika.net>

UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
NEW CARD			
Size	Document Number	Rev	SB
JM70-MV			
Date: Saturday, December 20, 2008	Sheet	36 of	55

Mini1 Card Connector(WLAN) Support debug-card



Mini2 Card Connector(TV tuner)



<http://hobi-elektronika.net>

UMA		
緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
MINI CARD		
Size A3	Document Number	Rev
	JM70-MV	SB
Date: Saturday, December 20, 2008	Sheet 37 of	55










FAN1 Conn. Test Point



RSET = 0.0012T2 - 0.9308T + 96.147
T8 setting 90 degree

<http://hobi-elektronika.net>


UMA	
緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Thermal/Fan Controller	
Size	Document Number
JM70-MV	
Date: Saturday, December 20, 2008	Sheet 38 of 55




1 K/B 24

<http://hobi-elektronika.net>


BIOS



VISHAY CIR Module



GOLDEN FINGER FOR DEBUG BOARD




UMA



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BIOS			
Size	Document Number	Rev	SB
JM70-MV			
Date: Saturday, December 20, 2008	Sheet 40	of	55

<http://hobi-elektronika.net>

Finger printer





Touch Pad



TP_LOCK key






Note. main with 2nd symbol pin define different



<http://hobi-elektronika.net>

UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Touch PAD and FP	
Size	Document Number
Size	Document Number
Date: Saturday, December 20, 2008	Sheet 41 of 55
Rev	SB
JM70-MV	




<http://hobi-elektronika.net>

UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Launch CN			
Size A4	Document Number		Rev
	JM70-MV		SB
Date:	Saturday, December 20, 2008		Sheet 42 of 55

LED




<http://hobi-elektronika.net>

UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LED&POWERBD CONN	
Title	Rev SB
Size	Document Number
JM70-MV	
Date: Saturday, December 20, 2008	Sheet 43 of 55

Aux Power

3D3V_AUX_S5




Run Power




<http://hobi-elektronika.net>

UMA	
緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	RUN POWER and 3D3V_AUX_S5
Size	Document Number
JM70-MV	
Date: Saturday, December 20, 2008	Sheet 44 of 55


CPU_CORE
ADP3208C




ISL62392
5V/3D3V




DDR 3.0
RT9026 0D75V_S0




GFX_CORE
ISL6263A




Charger ISL88731A



TPS51124
1D5V/1D05V



Adapter




UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**

Size B Document Number **JM70-MV** Rev SB

Date: Saturday, December 20, 2008 Sheet 45 of 55



**Iomax=7A
OCP>10.5A**

**Iomax=6A
OCP>9A**


Polymer
220uF, 6.3V, 25mohm, Iripple=2.236A
OS-CON
220uF, 6.3V, 10mohm, Iripple=3.9A

Polymer
220uF, 6.3V, 25mohm, Iripple=2.236A
OS-CON
220uF, 6.3V, 10mohm, Iripple=3.9A

$$V_{out} = 0.6 * (1 + R1/R2)$$


<http://hobi-elektronika.net>

UMA	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	ISL62392 5V/3D3V
Size A3	Document Number
JM70-MV	
Date: Saturday, December 20, 2008	Sheet 46 of 55




$$V_{trip}(mV) = R_{trip}(Kohm) * I_{cp}(uA)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out}) / V_{in})$$



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

Vout=0.758V*(R1+R2)/R2 --> PWM mode
 Vout=0.764V*(R1+R2)/R2 --> Skip Mode




UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D5V 1D05V**

Size A3	Document Number	Rev
	JM70-MV	SB
Date: Saturday, December 20, 2008	Sheet 47 of 55	



Close to choke
and on the same layer

Parallel


VGFXCORE I_{max}=7A
OCP>10.5A

Id=7.7A
Qg=8.5-13nC
R_{ds(on)}=16.5-21mohm

Id=7A
Qg=8.7-13nC
R_{ds(on)}=23-30mohm

Cyntec 7*7*3
DCR=8mohm, I_{rating}=13A
I_{sat}=24A

UMA	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.	
File: ISL6263A GFX CORE	
Size: 42	Document Number: JM70-MV
Date: Saturday, December 20, 2008	Rev: SB
Sheet: 48	of 55




Iomax=1.2A
OCP>2A


UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
0D75V			
Size A	Document Number		Rev
	JM70-MV		SB
Date:	Saturday, December 20, 2008	Sheet 49 of	55

<http://hobi-elektronika.net>




Cherry Modify
2008.12.15 SB



<http://hobi-elektronika.net>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
ISL88731A Charger		
Title	Document Number	Rev
	JM70-MV	SB
Date: Saturday, December 20, 2008	Sheet 50	of 55



I_{omax}=60A
OCP>90A

Dummy
Because R1229, R1232
are dummy



De-populate
when CPU is
present

330uF, 2V, ESR=9mohm
2nd = 77.C3371.051



<http://hobi-elektronika.net>

UMA			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
ADP3207C CPU CORE			
Title	Document Number	Rev	
Size		JM70-MV	
Custom		SB	
Date:	Saturday, December 20, 2008	Sheet	51 of 55

Adaptor in to generate DCBATOUT



MAIN BATTERY CONNECTOR



UMA



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD&BTY CONNECTER**


Size: Document Number **JM70-MV** Rev: **SB**

Date: Saturday, December 20, 2008 Sheet 52 of 55


<http://hobi-elektronika.net>





2008.12.16 SB



2008.12.16 SB




2008.12.16 SB



緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
EMI/Spring/Boss			
Size	Document Number	Rev	
	JM70-MV	SB	
Date:	Saturday, December 20, 2008	Sheet	53 of 55

Check test point




Test Point放在Dimm Door打開可量測處


CCD_DMIC_CN1 Conn. Test Point keep on connector side



BT Conn. Test Point keep on connector side




USB_CN1 Conn. Test Point keep on connector side




SPKR1 Conn. Test Point keep on connector side




KBI Conn. Test Point keep on connector side




FP test Point keep on connector side




TOUCH PAD Conn. Test Point keep on connector side




LAUN_CN1 Conn. Test Point keep on connector side



PWR_SAVING_CN1 Conn. Test Point keep on connector side



PWR_BT_CN1 Conn. Test Point keep on connector side



UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			AFTE TP		
Size	Document Number		Rev		
A3	JM70-MV				SB
Date:	Saturday, December 20, 2008	Sheet	54	of	55

<http://hobi-elektronika.net>

LIMA	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.	
HISTORY	
Size K2	Document Number JM70-MV
Date: Saturday, December 20, 2008	Rev SB
Sheet 55	of 55