Compal Confidential

NCQD0 M/B Schematics Document

Intel Arrandale/Clarksfield Processor with DDRIII + Ibex Peak-M

2009-08-10

REV:1.0

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date 2010/08/10	Title SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Custom / Document Number 401762 / Rev C
			Date: Tuesday, August 18, 2009 / Sheet 1 of 60

Compal Confidential

Model Name : NCQD0
File Name : LA5511P



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date 2010/08/10	Title: SCHEMATICS,MB A5511
Size: B	Document Number: 401762		Rev: C
Date: Tuesday, August 18, 2009	Sheet 2 of 60		

Voltage Rails

Power Plane	Description	S1	S3	S5	DGPU (UMA)	DGPU (DIS)
VIN	Adapter power supply (19V)	N/A	N/A	N/A		
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A		
+CPU_CORE	Core voltage for CPU	ON	ON	OFF		
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF		
+1.05VS	1.05V switched power rail for PCH	ON	OFF	OFF		
+1.1VS_VTT	1.1V switched power rail (1.05 for AUB CPU)	ON	OFF	OFF		
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF		
+1.5VS	1.5V switched power rail	ON	OFF	OFF		
+1.8VS	1.8V switched power rail	ON	OFF	OFF		
+3VALW	3.3V always on power rail	ON	ON	ON*		
+3V	3.3V power rail for PCH	ON	ON	ON		
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*		
+3VS	3.3V switched power rail	ON	OFF	OFF		
+5VALW	5V always on power rail	ON	ON	ON*		
+5VS	5V switched power rail	ON	OFF	OFF		
+5V	5V power rail for PCH	ON	ON	ON		
+VSB	VSB always on power rail	ON	ON	ON*		
+RTCVCC	RTC power	ON	ON	ON		
+5VSDGPU	5V power rail for GPU				OFF	ON
+1.5VSDGPU	1.5V power rail for VRAM				OFF	ON
+1.8VSDGPU	1.8V switched power rail for GPU				OFF	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address

Ibex SM Bus address

Device	Address
Clock Generator (9LRS3199AKLFT, SLG8SP587)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb
ISL90727 ISL90728	0101 1100b 0111 1100b

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%
Ra/Rc/Re	100K +/- 5%

Board ID	Rb / Rd / Rf	V_{AD_BID} min	V_{AD_BID} typ	V_{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
* 0	0.1
1	
2	
3	
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
UMA	UMA@
UMA Only	UMAO@
DIS Only	DIS@
DGPU	VGA@
Braidwood	NV@
M96	M96@
Broadway	MAD@
Switchable Graphics	SG@

BOM Config
Switchable Graphics (M96)SKU: UMA@/SG@/VGA@
UMA only SKU: UMA@/UMAO@
DIS ONLY (M96): DIS@/VGA@

USB Port Table

USB 2.0	USB 1.1	Port	4 External USB Port
EHCI1	UHCI0	0	USB Conn.
		1	USB/B
	UHCI1	2	eSATA USB
		3	CMOS Camera
	UHCI2	4	Mini Card 1
		5	Mini Card 2
	UHCI3	6	
		7	
EHCI2	UHCI4	8	USB Conn.
		9	
	UHCI5	10	Blue Tooth
		11	Finger Print
	UHCI6	12	NewCard
		13	

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Title	SCHEMATICS,MB A5511		
Size B	Document Number 401762		Rev C
Date: Tuesday, August 18, 2009	Sheet 3 of 60		



eDP Signals MAPPING

eDP Singal	PEG Singals	Lane Reversal
eDP_TX0	PEG_HTX_C_GRX_P15	PEG_HTX_C_GRX_P0
eDP_TX#0	PEG_HTX_C_GRX_N15	PEG_HTX_C_GRX_N0
eDP_TX1	PEG_HTX_C_GRX_P14	PEG_HTX_C_GRX_P1
eDP_TX#1	PEG_HTX_C_GRX_N14	PEG_HTX_C_GRX_N1
eDP_TX2	PEG_HTX_C_GRX_P13	PEG_HTX_C_GRX_P2
eDP_TX#2	PEG_HTX_C_GRX_N13	PEG_HTX_C_GRX_N2
eDP_TX3	PEG_HTX_C_GRX_P12	PEG_HTX_C_GRX_P3
eDP_TX#3	PEG_HTX_C_GRX_N12	PEG_HTX_C_GRX_N3
eDP_AUX	PEG_GTX_C_HRX_P13	PEG_GTX_C_HRX_P2
eDP_AUX#	PEG_GTX_C_HRX_N13	PEG_GTX_C_HRX_N2
eDP_HPD#	PEG_GTX_C_HRX_P12	PEG_GTX_C_HRX_P3

CFG0 - PCI-Express Configuration Select

*1:Single PEG
0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal

*1 :Normal Operation
0 :Lane Numbers Reversed
15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence

*1:Disabled; No Physical Display Port attached to Embedded Display Port
0:Enabled; An external Display Port device is connected to the Embedded Display Port

*:Default

CheckList0.8 1.22
Auburndale Graphics Disable

Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
B	401762	C

Date: Tuesday, August 18, 2009 | Sheet 4 of 60



JTAG MAPPING

Scan Chain (Default)	STUFF -> R653, R657, R662 NO STUFF -> R655, R660
CPU Only	STUFF -> R653, R655 NO STUFF -> R657, R660, R662
GMCH Only	STUFF -> R660, R662 NO STUFF -> R653, R655, R657



When implement S3 power reduction not to pop R337 pop U49,R336,R335,R334...

2009/4/13
Intel Suggestion by Desige guide V1.52

XDP Connector



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
B	401762	C

Date: Tuesday, August 18, 2009 Sheet 5 of 60



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date	2010/08/10
Title	SCHEMATICS,MB A5511		
Size B	Document Number 401762		Rev C
Date: Tuesday, August 18, 2009	Sheet 6 of 60		

JCPU1F

WW15 MOW
Peak 21A
Continuous 18A

48A

+CPU_CORE

VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 VCC8 VCC9 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21 VCC22 VCC23 VCC24 VCC25 VCC26 VCC27 VCC28 VCC29 VCC30 VCC31 VCC32 VCC33 VCC34 VCC35 VCC36 VCC37 VCC38 VCC39 VCC40 VCC41 VCC42 VCC43 VCC44 VCC45 VCC46 VCC47 VCC48 VCC49 VCC50 VCC51 VCC52 VCC53 VCC54 VCC55 VCC56 VCC57 VCC58 VCC59 VCC60 VCC61 VCC62 VCC63 VCC64 VCC65 VCC66 VCC67 VCC68 VCC69 VCC70 VCC71 VCC72 VCC73 VCC74 VCC75 VCC76 VCC77 VCC78 VCC79 VCC80 VCC81 VCC82 VCC83 VCC84 VCC85 VCC86 VCC87 VCC88 VCC89 VCC90 VCC91 VCC92 VCC93 VCC94 VCC95 VCC96 VCC97 VCC98 VCC99 VCC100

1.1V RAIL POWER

VTT0_1 VTT0_2 VTT0_3 VTT0_4 VTT0_5 VTT0_6 VTT0_7 VTT0_8 VTT0_9 VTT0_10 VTT0_11 VTT0_12 VTT0_13 VTT0_14 VTT0_15 VTT0_16 VTT0_17 VTT0_18 VTT0_19 VTT0_20 VTT0_21 VTT0_22 VTT0_23 VTT0_24 VTT0_25 VTT0_26 VTT0_27 VTT0_28 VTT0_29 VTT0_30 VTT0_31 VTT0_32

+1.1VS_VTT

10U_0805_6.3V6M
C412 C386 C381 C411 C408 C392 C368

330U_X_2VM_R6M
C800 <BOM Structure> C799 C802 @

VTT0_33 VTT0_34 VTT0_35 VTT0_36 VTT0_37 VTT0_38 VTT0_39 VTT0_40 VTT0_41 VTT0_42 VTT0_43 VTT0_44

22U_0805_6.3V6M
C413 C414

CPU CORE SUPPLY

POWER

CPU VIDS

PSI# AN33 → H_PSI# 56

VID[0] AK35 → CPU_VID0 56
VID[1] AK33 → CPU_VID1 56
VID[2] AK34 → CPU_VID2 56
VID[3] AL35 → CPU_VID3 56
VID[4] AL33 → CPU_VID4 56
VID[5] AM33 → CPU_VID5 56
VID[6] AM35 → CPU_VID6 56
PROC_DPRSLPVR AM34 → H_DPRSLPVR 56

VTT_SELECT G15 H_VTTVID1 → H_VTTVID1 53

H_VTTVID1 = low, 1.1V
H_VTTVID1 = high, 1.05V

VTT Rail

Auburndale +1.1VS_VTT=1.05V
Clarksfield +1.1VS_VTT=1.1V

SENSE LINES

ISENSE AN35 → IMVP_IMON 56

VCC_SENSE AJ34 VCCSENSE_CPU R615 0_0402_5%
VSS_SENSE AJ35 VSSSENSE_CPU R614 0_0402_5%

R604 100_0402_1% → +CPU_CORE
VCCSENSE → VCCSENSE 56
VSSSENSE → VSSSENSE 56
R603 100_0402_1%

VTT_SENSE B15 → VTT_SENSE 53
VSS_SENSE_VTT A15 VSS_SENSE_VTT
R727 0_0402_5%

IC,AUB_CFD_rPGA,R1P0
CONN@

CSC (Current Sense Configuration)
8/25

+1.1VS_VTT

CPU_VID0 R605 1K_0402_1% / R616 @ 1K_0402_1%
CPU_VID1 R606 1K_0402_1% / R617 @ 1K_0402_1%
CPU_VID2 R607 1K_0402_1% / R618 @ 1K_0402_1%
CPU_VID3 R608 @ 1K_0402_1% / R619 1K_0402_1%
CPU_VID4 R259 @ 1K_0402_1% / R263 1K_0402_1%
CPU_VID5 R609 1K_0402_1% / R620 @ 1K_0402_1%
CPU_VID6 R610 @ 1K_0402_1% / R621 1K_0402_1%
H_DPRSLPVR R611 1K_0402_1% / R622 @ 1K_0402_1%
H_PSI# R612 @ 1K_0402_1% / R623 1K_0402_1%

+CPU_CORE

10U_0805_6.3V6M
C330 C344 C365 C384 C398 C349 C333 C364 C399

(Place these capacitors between inductor and socket on Bottom)

+CPU_CORE

10U_0805_6.3V6M
C401 C397 C335 C402 C385 C334 C400

(Place these capacitors under CPU socket, top layer)

+CPU_CORE

22U_0805_6.3V6M
C774 C772 C773 C771 C770 C769

(Place these capacitors on CPU cavity, Bottom Layer)

+CPU_CORE

22U_0805_6.3V6M
C787 C792 C791 C790 C789 C788

(Place these capacitors on CPU cavity, Bottom Layer)

+CPU_CORE

4 x 330uF(6m ohm@100kHz)

C232 330U_D2_2.5VM_R6M
C186 @ 330U_D2_2.5VM_R6M
C711 330U_D2_2.5VM_R6M
C221 330U_D2_2.5VM_R6M
C259 330U_D2_2.5VM_R6M
C196 @ 330U_D2_2.5VM_R6M

TOP side (under inductor)

+CPU-CORE Decoupling	C,uF	ESR, mohm	Stuffing Option
SPCAP,Polymer	4X330uF	6m ohm/4	2X330uF
MLCC 0805 X5R	16X22uF	3m ohm/12	
	16X10uF	3m ohm/16	

Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: Custom | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 7 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 Sheet 8 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 | Sheet 9 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.	
Title	SCHEMATICS,MB A5511
Size: Custom	Document Number: 401762
Rev	C
Date: Tuesday, August 18, 2009	Sheet 10 of 60

2008/9/8 #400755
Calpella Clarksfield
DDR3 SO-DIMM
VREFDQ Platform
Design Guide Change Details

6 DDR_B_DQS#[0..7]
6 DDR_B_D[0..63]
6 DDR_B_DM[0..7]
6 DDR_B_DQS[0..7]
6 DDR_B_MA[0..15]
12,14,21,33,36 PCH_SMBCLK — PCH_SMBCLK
12,14,21,33,36 PCH_SMBDATA — PCH_SMBDATA

4 H_DIMMB_REF
R824 @ 100K_0402_1%
M3 Circuit
R445 0_0402_5%
DIS@ Q77 BSH111_SOT23 @
RST_GATE
10,18 RST_GATE
R546 @ 1K_0402_1%
R550 @ 1K_0402_1%
+1.5V

M1 Circuit
UMA@
+V_DDR3_DIMM_REF
R446 0_0402_5%

2009/04/13
For Arrandale ,it should be use M1 Circuit
For Clarksfield ,it should be use M3 Circuit
DG V1.52

C553 2.2U_0805_16V4Z
C554 0.1U_0402_16V4Z

JDIMM2

VREF_DQ	1	2	VSS		
VSS	3	4	DQ4	DDR_B_D0	DDR_B_D4
DQ0	5	6	DQ5	DDR_B_D1	DDR_B_D5
DQ1	7	8	VSS		
VSS	9	10	DQS0#	DDR_B_DM0	DDR_B_DQS#0
DM0	11	12	DQS0		DDR_B_DQS0
VSS	13	14	VSS		
DQ2	15	16	DQ6	DDR_B_D2	DDR_B_D6
DQ3	17	18	DQ7	DDR_B_D3	DDR_B_D7
VSS	19	20	VSS		
DQ8	21	22	DQ12	DDR_B_D8	DDR_B_D12
DQ9	23	24	DQ13	DDR_B_D9	DDR_B_D13
VSS	25	26	VSS		
DQS1#	27	28	DM1	DDR_B_DQS#1	DDR_B_DM1
DQS1	29	30	RESET#	DDR_B_DQS1	DIMM_DRAMRST#
VSS	31	32	VSS		
DQ10	33	34	DQ14	DDR_B_D10	DDR_B_D14
DQ11	35	36	DQ15	DDR_B_D11	DDR_B_D15
VSS	37	38	VSS		
DQ16	39	40	DQ20	DDR_B_D16	DDR_B_D20
DQ17	41	42	DQ21	DDR_B_D17	DDR_B_D21
VSS	43	44	VSS		
DQS2#	45	46	DM2	DDR_B_DQS#2	DDR_B_DM2
DQS2	47	48	VSS	DDR_B_DQS2	
VSS	49	50	DQ22		DDR_B_D22
DQ18	51	52	DQ23	DDR_B_D18	DDR_B_D23
DQ19	53	54	VSS	DDR_B_D19	
VSS	55	56	DQ28		DDR_B_D28
DQ24	57	58	DQ29	DDR_B_D24	DDR_B_D29
DQ25	59	60	VSS	DDR_B_D25	
VSS	61	62	DQS3#		DDR_B_DQS#3
DM3	63	64	DQS3	DDR_B_DM3	DDR_B_DQS3
VSS	65	66	VSS		
DQ26	67	68	DQ30	DDR_B_D26	DDR_B_D30
DQ27	69	70	DQ31	DDR_B_D27	DDR_B_D31
VSS	71	72	VSS		
CKE0	73	74	CKE1	DDR_B_CKE0	DDR_B_CKE1 — DDR_B_CKE1 6
VDD	75	76	VDD		
NC	77	78	A15		DDR_B_MA15
BA2	79	80	A14	DDR_B_BS2	DDR_B_MA14
VDD	81	82	VDD		
A12/BC#	83	84	A11	DDR_B_MA12	DDR_B_MA11
A9	85	86	A7	DDR_B_MA9	DDR_B_MA7
VDD	87	88	VDD		
A8	89	90	A6	DDR_B_MA8	DDR_B_MA6
A5	91	92	A4	DDR_B_MA5	DDR_B_MA4
VDD	93	94	VDD		
A3	95	96	A2	DDR_B_MA3	DDR_B_MA2
A1	97	98	A0	DDR_B_MA1	DDR_B_MA0
VDD	99	100	VDD		
CK0	101	102	CK1	DDR_B_CLK0	DDR_B_CLK1 — DDR_B_CLK1 6
CK0#	103	104	CK1#	DDR_B_CLK0#	DDR_B_CLK1# — DDR_B_CLK1# 6
VDD	105	106	VDD		
A10/AP	107	108	BA1	DDR_B_MA10	DDR_B_BS1 — DDR_B_BS1 6
BA0	109	110	RAS#	DDR_B_BS0	DDR_B_RAS# — DDR_B_RAS# 6
VDD	111	112	VDD		
WE#	113	114	S0#	DDR_B_WE#	DDR_B_CS0# — DDR_B_CS0# 6
CAS#	115	116	ODT0	DDR_B_CAS#	DDR_B_ODT0 — DDR_B_ODT0 6
VDD	117	118	VDD		
A13	119	120	ODT1	DDR_B_MA13	DDR_B_ODT1 — DDR_B_ODT1 6
S1#	121	122	NC	DDR_B_CS1#	
VDD	123	124	VDD		
TEST	125	126	VREF_CA		DDR_VREF_CA_DIMMB R442 0_0402_5% — +V_DDR3_DIMM_REF
VSS	127	128	VSS		
DQ32	129	130	DQ36	DDR_B_D32	DDR_B_D36
DQ33	131	132	DQ37	DDR_B_D33	DDR_B_D37
VSS	133	134	VSS		
DQS4#	135	136	DM4	DDR_B_DQS#4	DDR_B_DM4
DQS4	137	138	VSS	DDR_B_DQS4	
VSS	139	140	DQ38		DDR_B_D38
DQ34	141	142	DQ39	DDR_B_D34	DDR_B_D39
DQ35	143	144	VSS	DDR_B_D35	
VSS	145	146	DQ44		DDR_B_D44
DQ40	147	148	DQ45	DDR_B_D40	DDR_B_D45
DQ41	149	150	VSS	DDR_B_D41	
VSS	151	152	DQS5#		DDR_B_DQS#5
DM5	153	154	DQS5	DDR_B_DM5	DDR_B_DQS5
VSS	155	156	VSS		
DQ42	157	158	DQ46	DDR_B_D42	DDR_B_D46
DQ43	159	160	DQ47	DDR_B_D43	DDR_B_D47
VSS	161	162	VSS		
DQ48	163	164	DQ52	DDR_B_D48	DDR_B_D52
DQ49	165	166	DQ53	DDR_B_D49	DDR_B_D53
VSS	167	168	VSS		
DQS6#	169	170	DM6	DDR_B_DQS#6	DDR_B_DM6
DQS6	171	172	VSS	DDR_B_DQS6	
VSS	173	174	DQ54		DDR_B_D54
DQ50	175	176	DQ55	DDR_B_D50	DDR_B_D55
DQ51	177	178	VSS	DDR_B_D51	
VSS	179	180	DQ60		DDR_B_D60
DQ56	181	182	DQ61	DDR_B_D56	DDR_B_D61
DQ57	183	184	VSS	DDR_B_D57	
VSS	185	186	DQS7#		DDR_B_DQS#7
DM7	187	188	DQS7	DDR_B_DM7	DDR_B_DQS7
VSS	189	190	VSS		
DQ58	191	192	DQ62	DDR_B_D58	DDR_B_D62
DQ59	193	194	DQ63	DDR_B_D59	DDR_B_D63
VSS	195	196	VSS		
SA0	197	198	EVENT#		PM_EXTTS#0_1 — PM_EXTTS#0_1 5,10
VDDSPD	199	200	SDA		D_CK_SDATA — D_CK_SDATA 10,12
SA1	201	202	SCL		D_CK_SCLK — D_CK_SCLK 10,12
VTT	203	204	VTT		+0.75VS
GND1	205	206	BOSS1		
GND2	207	208	BOSS2		

TYCO_2-2013310-1_204P
CONN@

R773 10K_0402_5%
R453 10K_0402_5%
+3VSO
C569 2.2U_0603_6.3V4Z
C568 0.1U_0402_16V4Z

C552 2.2U_0603_6.3V4Z
C551 0.1U_0402_16V4Z

Layout Note: Place near JDIMM2

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA

+1.5V
10U_0805_6.3V6M: C839, C860, C852, C862, C845, C856
0.1U_0402_16V4Z: C844, C843, C842, C841
C855 330U_D2_2V_Y

Layout Note: Place near JDIMM2.203 & JDIMM2.204

+0.75VS
1U_0603_10V4Z: C825, C827, C837, C836
C838 10U_0805_6.3V6M

DDR3 SO-DIMM B Standard Type

Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: — Document Number: 401762 — Rev: C

Date: Tuesday, August 18, 2009 — Sheet 11 of 60



Clock Generator







PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz







update PCB footprint

Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: Custom | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 12 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: Custom | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 13 of 60


U60B
REV1.0
PCI-E*
SMBus
Controller Link
PEG
From CLK BUFFER
Clock Flex
IBEXPEAK-M_FCBGA107
UMA@
1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP
For PCIE LAN
For Wireless LAN
For NEWCRAD
For Mini2
For CardReader
2/10 PCIE7, PCIE8 not support on HM55
Layout guide 1.52 update
Project Port ID
9/1: Change to +3VS
Project ID
ID1 ID0 Project
* 0 0 JV
0 1 Future
Security Classification
Compal Secret Data
Issued Date
2009/08/10
Deciphered Date
2010/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Compal Electronics, Inc.
Title
SCHEMATICS,MB A5511
Size Custom
Document Number 401762
Rev C
Date: Tuesday, August 18, 2009
Sheet 14 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 Sheet 15 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 Sheet 16 of 60



Danbury Technology Enabled	
NV_ALE	High = Enabled Low = Disabled

DMI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH

Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
* 1	1	SPI

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap High = Default

PCI_GNT0# R123 1 @ 2 1K_0402_5%
Have internal PU
PCI_GNT1# R149 1 @ 2 1K_0402_5%
Have internal PU
PCI_GNT3# R585 1 @ 2 1K_0402_5%
Have internal PU

Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: Custom | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 17 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: Custom | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 18 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: Custom | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 19 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 | Sheet 20 of 60

PCH XDP Port











Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 Sheet 21 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: Custom | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 22 of 60



M96 P/N : SA00002UQ50 (S IC 216-0729042-00 A13 M96 FCBGA962 0FA)
M92 P/N : SA00002YX10 (S IC 216-0728014 A12 M92-M2 XT FCBGA 0FA)

Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.	
Title	SCHEMATICS,MB A5511
Size: Custom	Document Number: 401762
Rev	C
Date: Tuesday, August 18, 2009	Sheet 23 of 60

Strap Name		Pin Straps description	Default
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis diabled for mobile mode 1: Tx de-emphasis enabled (Defailt setting for desktop)	0
BIF_GEN2_EN	GPIO2	0= Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
STRAP_BIF _CLK_PM_EN	GPIO22	Enable CLKREQ# Power Management 0: CLKREQ# power management capability is disabled 1: CLKREQ# power management capability is enabled	0
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0) : memory apertures a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. 128 MB 000 b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 256 MB 001 64 MB 010	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Diable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
CCBYPASS	GENERICC		0
SMS_EN_HARD	H2SYNC		0
VIP_DEVICE _STRAP_DIS	V2SYNC	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0

Location / VRAM	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
Samsung	O	O	O	O
HYNIX	1	O	O	O

External VGA Thermal Sensor



+3VS_DELAY



PWR Sequence



FLASH ROM



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date 2010/08/10	Title SCHEMATICS,MB A5511

Size	Document Number	Rev
C	401762	C

Date: Tuesday, August 18, 2009 Sheet 24 of 60



	M96	Broadway
R127	4.7k Ohm SD028470180	10k Ohm SD028100280
R512	0 Ohm SD028000080	680 Ohm SD028680080
R126	4.7k Ohm SD028470180	DNI
C241	1000 pF SE074102K80	68 pF SE071680J80

Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.	
Title	SCHEMATICS,MB A5511
Size: Custom	Document Number: 401762
Rev	C
Date:	Tuesday, August 18, 2009
Sheet	25 of 60


For DDR3 , MVDDQ=1.5V
U54E
POWER
MEM I/O
LEVEL TRANSLATION
I/O
MEM CLK
PLL
BACK BIAS
PCIE
CORE
ISOLATED CORE I/O
2900mA
136mA
60mA
170mA
170mA
68mA
136mA
32mA
210mA
1400mA
29500mA
375mA
M96 only
For Mahattan only
For M96 SPV10=+GPU_CORE
For M97,Madison and Park SPV10=+1.1VSDGPU
Back Bias is not supported on M97,Broadway,Madison and Park
M97 and Mahattan VDDC and VDDCI ball assignmentsare different from M96 If M96 is populated on this design, VDDC and VDDCI shoudl be shorted
Back Biasing
BB_EN=0V,for Back Biasing Disabled, Q59=OFF,Q60=OFF and Q56=ON, +BBP=+GPU_CORE
BB_EN=+3.3V,for Back Biasing Enabled, Q59=ON,Q60=ON and Q2006=OFF, +BBP=+1.8VSDGPU
216-0729002 A12 M96_BGA962
VGA@
PCIE_VDDC
Compal Secret Data
2009/08/10
2010/08/10
Compal Electronics, Inc.
SCHEMATICS,MB A5511
401762
Tuesday, August 18, 2009
Sheet 26 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.			
Title: SCHEMATICS,MB A5511			
Size: Custom	Document Number: 401762		Rev: C
Date: Tuesday, August 18, 2009	Sheet 27 of 60		



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.			
Title	SCHEMATICS,MB A5511		
Size: Custom	Document Number: 401762		Rev: C
Date: Tuesday, August 18, 2009	Sheet 28 of 60		



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: **SCHEMATICS,MB A5511**

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 Sheet 29 of 60

















Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.	
Title	SCHEMATICS,MB A5511
Size: Custom	Document Number: 401762
Rev	C
Date: Tuesday, August 18, 2009	Sheet 30 of 60

CRT Connector



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.			
Title	SCHEMATICS,MB A5511		
Size B	Document Number 401762		Rev C
Date: Tuesday, August 18, 2009	Sheet 31 of 60		



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 | Sheet 32 of 60

SATA HDD1 Conn.

CL 4.0 mm



SATA ODD Conn.

CL 6.0 mm

Placea caps. near ODD CONN.



Card Reader & MINI CARD x2(WLAN & TV)



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date 2010/08/10	Title SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size B / Document Number 401762 / Rev C
			Date: Tuesday, August 18, 2009 / Sheet 33 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 | Sheet 34 of 60

LAN Connector





Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date 2010/08/10	Title: SCHEMATICS,MB A5511
			Size: Document Number: 401762 Rev: C
			Date: Tuesday, August 18, 2009 Sheet 35 of 60

New Card Power Switch









New Card Socket (Left/TOP)



Lid Switch

(Hall Effect Switch)



BT





Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.			
Title: SCHEMATICS,MB A5511			
Size	Document Number: 401762		Rev: C
Date: Tuesday, August 18, 2009		Sheet 36 of 60	

eSATA



D0	D1	Function
0	0	defalut; CH0/CH1 ->0dB
0	1	CH0->2.5dB pre-emphasis;CH1->0dB
1	0	CH1->2.5dB pre-emphasis;CH0->0dB
1	1	CH0/CH1->2.5dB pre-emphasis

USB/B & ACER LOGO Backlight Conn



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: Custom | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 37 of 60

For EC Tools



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
B	401762	C

Date: Tuesday, August 18, 2009 Sheet 38 of 60

INT_KBD Conn.



KSI[0..7] KSI[0..7] 38,40

KSO[0..17] KSO[0..17] 38,40

KSO16 C448 100P_0402_50V8J
KSO17 C447 100P_0402_50V8J
KSO15 C449 100P_0402_50V8J
KSO14 C450 100P_0402_50V8J
KSO13 C451 100P_0402_50V8J
KSO12 C452 100P_0402_50V8J
KSI0 C446 100P_0402_50V8J
KSO11 C453 100P_0402_50V8J
KSO10 C454 100P_0402_50V8J
KSI1 C445 100P_0402_50V8J
KSI2 C444 100P_0402_50V8J
KSO9 C455 100P_0402_50V8J
KSI3 C443 100P_0402_50V8J
KSO8 C456 100P_0402_50V8J

KSO7 C457 100P_0402_50V8J
KSO6 C458 100P_0402_50V8J
KSO5 C459 100P_0402_50V8J
KSO4 C460 100P_0402_50V8J
KSI3 C461 100P_0402_50V8J
KSI4 C442 100P_0402_50V8J
KSO2 C462 100P_0402_50V8J
KSO1 C463 100P_0402_50V8J
KSO0 C464 100P_0402_50V8J
KSI5 C441 100P_0402_50V8J
KSI6 C440 100P_0402_50V8J
KSI7 C439 100P_0402_50V8J

BIOS



T/P + Fringer Print Conn



KB back light Conn



CAP Sansor B COVER(ENE)



BTN/B CONN.



	KSO0
KSI1	Backup BTN
KSI2	TP LOCK BTN
KSI3	BT BTN
KSI4	WLAN BTN
KSI5	Pwr Save BTN

CAP Sansor right(Cypress) & Power Saving & Volume Control Conn.





Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: B | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 39 of 60

Power Button



AC_IN LED



POWER LED



Power ON Circuit



T/P Lock Button/LED



Meadia/Num/Cap LED



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.	
Title	SCHEMATICS,MB A5511
Size B	Document Number 401762
Rev	C
Date: Tuesday, August 18, 2009	Sheet 40 of 60



Sense Pin	Impedance	Codec Signals
SENSE A		PORT-A (PIN 39, 41)
	20K	PORT-B (PIN 21, 22)
		PORT-C (PIN 23, 24)
SENSE B	39.2K	PORT-E (PIN 32, 34)
	20K	PORT-F (PIN 33, 35)
		PORT-H (PIN 37)

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date 2010/08/10	Title: SCHEMATICS,MB A5511

Size: B	Document Number: 401762		Rev: C
Date: Tuesday, August 18, 2009	Sheet 41 of 60		

Int. Speaker Conn.







S/PDIF Out JACK
LINE Out/Headphone Out



LINE-IN JACK





Subwoofer Conn.

For ESD
I/O status:
a. input/output mount 75 ohm
b. input only mount 1K ohm

MIC JACK



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date	2010/08/10
Title	SCHEMATICS,MB A5511		
Size B	Document Number 401762		Rev C
Date: Tuesday, August 18, 2009	Sheet 42 of 60		

FAN1 Conn







Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date 2010/08/10	Title: SCHEMATICS,MB A5511
Size: B	Document Number: 401762		Rev: C
Date: Tuesday, August 18, 2009	Sheet 43 of 60		

+5VALW TO +5VS



+3VALW TO +3V(PCH AUX Power)





+3VALW TO +3VS





+1.5V to +1.5VS

Optional, if +1.5VS can combine with +1.5V_1







Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
B	401762	C

Date: Tuesday, August 18, 2009 | Sheet 44 of 60

+5VS to +5VSDGPU



+1.5V to +1.5VSDGPU Transfer







+1.8VS to +1.8VSDGPU Transfer



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date 2010/08/10	Title SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size B / Document Number 401762 / Rev C
			Date: Tuesday, August 18, 2009 / Sheet 45 of 60

DC231000N00 藍色 For DIS
DC231000P00 黃色 For UMA
Footpront
SINGA_2DC-S756B200_3P





Vin Detector			
	Min.	Typ	Max.
H-->L	17.208V	17.212V	17.217V
L-->H	17.879V	17.894V	17.909V







Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 | Sheet 46 of 60

PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 56 degree C



DC040006G00 Main for Arctek
DC040006F00 2nd for SUYIN
Footprint
SUYIN_200275MR007G12MZR_7P



PH2 near main Battery CONN :
BAT. thermal protection at 76 degree C
Recovery at 56 degree C





Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 Sheet 47 of 60


VIN
B+
BATT+
CHG_B+
CHGEN#
ACDET
ACSET
OVPSET
ACOFF
ACGOOD#
/BATDRV
SE_CHG+
SE_CHG-
CELLS
LX_CHG
DH_CHG
DL_CHG
ACOFF 38
IREF 38
VMB
VS
38 BATT_OVP
38 ADP_I
38 CALIBRATE#
38 FSTCHG
PU4
BQ24751ARHDR_QFN28_5X5
Cells selector
CP Point Setting
CP point=Iadapter*85%
90W adapter
Vacset=3.3*(100K/(64.9K+100K))=2.001V
CP Point=(Vacset/Vvdac)*(0.1/PR56)=4.04A
65W adapter R=(100K*100K)/(100K+100K)=50K
Vacset=3.3*(50K/(50K+64.9K))=1.436V
CP POINT=(1.436V/3.3V)*(0.1/0.015)=2.901A
Input OVP : 22.3V
Input UVP : 17.26V
Fsw : 300KHz
ICHG setting
Icharge Setting
For 2200mA, Icharge=0.8C=0.8*2*2.2=3.52A
For 2400mA, Icharge=0.8C=0.8*2.4*2=3.84A
Icharge=(Vsrset/Vdac)*(0.1/PR62)
IREF*(100k/(100K+17.4K)/3.3)*(0.1/0.02)=Icharge
IREF=0.77484*Icharge
LI-4S :18.0V----BATT-OVP=2.677V
BATT-OVP=0.1487*VMB
LI-3S :13.5V----BATT-OVP=2.007V
BATT-OVP=0.1487*VMB
Per cell=3.5V
CP setting
Charger ADJ
Calibrate#
4.0V
L=0V
4.2V
1.8755V
4.3V
2.8132V
4.35V
H=3.3V
CONFIDENTIAL
Security Classification
Compal Secret Data
Issued Date
2009/08/10
Deciphered Date
2010/08/10
Compal Electronics, Inc.
SCHEMATICS,MB A5511
Document Number
401762
Rev C
Tuesday, August 18, 2009
Sheet 48 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: Custom | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 49 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 | Sheet 50 of 60



For AMD NEW VGA (Braidway)
Output= 1.0V (PR113= 5.9K SD034590180)



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: Custom | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 51 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 | Sheet 52 of 60



Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size	Document Number	Rev
Custom	401762	C

Date: Tuesday, August 18, 2009 Sheet 53 of 60



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date	2010/08/10
Title	SCHEMATICS,MB A5511		
Size C	Document Number 401762		Rev C
Date: Tuesday, August 18, 2009	Sheet 54 of 60		



GPU_VID1	GPU_VID0	Core Voltage Level
1	1	0.90 V
0	1	0.98 V
1	0	1.07 V
0	0	1.15 V

Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.	
Title	SCHEMATICS,MB A5511
Size: Custom	Document Number: 401762
Rev	C
Date: Tuesday, August 18, 2009	Sheet 55 of 60



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Title	SCHEMATICS,MB A5511		
Size C	Document Number 401762		Rev C
Date: Tuesday, August 18, 2009	Sheet 56 of 60		

Version change list (P.I.R. List)

for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	BQ24751A has very low rate crack	Add BQ24751A voltage clamp protection but disable first	0.1	47	Change PR56 from 150 to 0(SD013000080) Disable PD8、PD9、PR57、PR158、PC35、PQ15 Change PQ7 to power pack	2009/05/07	EVT
2	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.1	56	Disable PR236、PC177、PC185、PR262 Change PR239 from 2.26K to 2.61K(SD000009M80) Change PC179 from 0.47U to 0.047U(SE026473K80)	2009/05/11	EVT
3					Change PR256 from 1K to 1.21K(SD000004C00) Delete PR243、PR244、PR257		
4	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.1	54	Change PR271 from 10.2K to 8.66K(SD034866180) Change PC203 from 0.068U to 0.1U(SE076104KM8)	2009/05/11	EVT
5					Change PR283 from 3.01K to 1.69K(SD00000JB80) Disable PR284、PC205		
6	Tune OCP from 15.81A to 18.62A(min) & optimize compensation by control IC vendor suggestion	Tune OCP from 15.81A to 18.62A(min) & optimize compensation by control IC vendor suggestion	0.1	53	Change PR135 from 1.96K to 2.37K(SD034237180) Change PR137 from 49.9K to 90.9K(SD034909280)	2009/05/11	EVT
7	Tune VDDCI output voltage to 1.1V by HW request	Tune VDDCI output voltage to 1.1V by HW request	0.1	52	Change PR156 from 27.4K to 124K(SD034590280)	2009/05/13	EVT
8	SH16118AM00 is non lead-free part, SH16118AM10 is	SH16118AM00 is non lead-free part, SH16118AM10 is	0.1	50	Change PL7 from SH16118AM00 to SH16118AM10	2009/05/13	EVT
9	Co-lay will cause DRC, but reserve the space	Co-lay will cause DRC, but reserve the space	0.1	56	Delete PL15、PL16	2009/05/14	EVT
10	There is not enough space	Choke change size from 10x10 to 7x7	0.2	52	Change PL17 from SH000007E80 to SH000006I80	2009/05/27	EVT2
11	Tune sequence by HW request and prevent enable abnormally	Tune sequence by HW request and prevent enable abnormally	0.2	51	Change EN net from DGPU_PWR_EN# to VGA_ON Change PR116 from 47K to 22K(SD028220280)	2009/05/27	EVT2
12	Power ON while no CPU will burn out	Power ON while no CPU will burn out	0.2	53	Change Feedback from +1.1VS_VTT to +1.1VS_VTTP	2009/05/27	EVT2
13	PQ7 has very low rate crack	Change PQ7 package to TO-253 DPAK	0.2	48	Change PQ7 from AO4407 to AOD425(SB00000K800)	2009/05/27	EVT2
14	HW request	Don't need this signal	0.2	54	Delete net GFX_CORE_PWRGD	2009/06/01	EVT2
15	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.2	56	Change PR226 from 10K to 1.91K(SD000009O80) Change PR256 from 1.21K to 1.1K(SD034110180)	2009/06/01	EVT2
16	To avoid pre-charge can not finish	To avoid pre-charge can not finish	0.2	49	Add PC135 as 1U	2009/06/02	EVT2
17	To avoid 2nd source RT8209B can no power on	To avoid 2nd source RT8209B can no power on	0.2		Change PR94、PR103、PR122、PR151 from 300 to 100(SD034100080) Change PC79、PC88、PC107、PC123 from 1U to 4.7U(SE107475K80)	2009/06/02	EVT2
18	Switch delay time can't over 1mS and OCP has risk	Tune switch delay time to 1mS and OCP to 32.93A(min)	0.2	55	Change PR190 from 3.9K to 6.81K(SD034681180) Change PC151、PC152 from 0.1U to 0.22U(SE095224K00) Change PR197 from 68.1K to 60.4K(SD034604280)	2009/06/02	EVT2 06/29 Change back PC151、PC152
19	Tune OCP from 18.62A to 20.01A(min)	Tune OCP from 18.62A to 20.01A(min)	0.2	53	Change PR135 from 2.37K to 4.02K(SD034402180)	2009/06/02	EVT2
20	Sense from VTTP and CPU both	Sense from VTTP and CPU both	0.2	53	Change PR139 to +1.1VS_VTTP Add PR160 to VTT_SENSE	2009/06/03	EVT2
21	Tune OCP to 16.47A(min) & ripple noise	Tune OCP to 16.47A(min) & ripple noise	0.2	50	Change PR95 from 13.7K to 15.8K(SD034158280) Add PC136	2009/06/08	EVT2 06/22 Delete PC136
22	Tune Output Voltage to 1.15V(max) for batter performance by HW request	Tune Output Voltage to 1.15V(max) for batter performance by HW request	0.3	55	Change PR196 from 9.76K to 7.32K(SD034732180) Change PR297 from 0 to 10(SD028100A80)	2009/06/17	EVT3
23	Tune CPU transient	Tune CPU transient	0.3	56	Change PC179 from 47nF to 68nF(SE026683K80)	2009/06/17	EVT3

Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.	
Title	SCHEMATICS,MB A5511
Size: Custom	Document Number: 401762
Rev	C
Date: Tuesday, August 18, 2009	Sheet 57 of 60

Version change list (P.I.R. List)

for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
24	BQ24751A has very low rate crack	Enable BQ24751A voltage clamp protection	0.3	48	Enable PD8、PD9、PC35、PQ15、PR57、PR158 Change PR56 from 0 to 150(SD014150080)	2009/06/25	EVT3
25	To prevent +3VALW/+5VALW can't boot up when VREG3 and VREG5 capacitor has big different	To prevent +3VALW/+5VALW can't boot up when VREG3 and VREG5 capacitor has big different	0.3	49	Change PC57 from 0.22U to 1U(SE080105K80)	2009/06/25	EVT3
26	Cost Down	Cost Down	0.4		Change PL5 from Molding to Coil(SH000008N80) Change PL8 from Modling to Coil 1.8uH(SH000008U80)	2009/07/02	PVT
27	Dividing equally GPU output voltage from 0.9V to 1.15V by HW request	Dividing equally GPU output voltage from 0.9V to 1.15V by HW request	0.4	55	Change PR195 from 31.6KΩ to 18.7KΩ(SD034187280) Change PR196 from 7.32KΩ to 9.53KΩ(SD034953180) Change PR197 from 60.4KΩ to 39.2KΩ(SD034392280)	2009/07/03	PVT
28	BQ24751A has very low rate crack	To prevent PVCC has spike voltage	0.4	48	Change PC32 from 0.1U to 0.22U(SE000005Z80) Add PR161 as 4.7Ω(SD001470B80) Change PR56 from 150Ω to 1KΩ(SD013100180) ~~Add PC36 as 1000pF(SE074102K80)~~ Change PC30 from 0.01uF to 0.022uF(SE075223K80) Disable PD8、PD9、PQ15、PC35、PR57、PR158	2009/07/09	PVT
29	To avoid false trigger of current imbalance protection if ISEN caps have wider tolerance	To avoid false trigger of current imbalance protection if ISEN caps have wider tolerance	0.4	56	Change PC167、PC168 AGND net to VSUM-	2009/07/09	PVT
30	Tune VID delay time to about 470uS	To false avoid trigle of OVP/UVP, the normal switch time is 220uS	0.4	55	Change PC151、PC152 from 0.1U to 0.047U(SE076473K80) ~~4.7n(SE076472K80)~~	2009/07/09	PVT Change 2009/07/10
31	Cut in EMI solution	Cut in EMI solution	0.4		Change PJ22 jump to PL18 bead(SM010016410) Enable PR133、PR188、PR220、PR252、PC114、PC146、PC153、PC158、PC172、PC184	2009/07/10	PVT
32	Cost Down	Cost Down	0.4	53	Change PQ35 from AO4456 to AO6704L(SB000001900) Delete PQ36	2009/07/10	PVT
33	Vendor production phase out	Vendor production phase out	0.4		Change PC116、PC130、PC145 from SGA00002380 to SGA00002U00	2009/07/10	PVT
34	Adjust OCP from ~52A to ~60A	Adjust OCP from ~52A to ~60A	0.4	56	Change PR239 from 2.61K to 3.01K(SD034301180) Change PR246 from 8.25K to 9.53K(SD034953180) Change PR256 from 1.1K to 1.27K(SD034127180)	2009/07/21	PVT
35	Cost Down	Cost Down	0.5	56	Change PH6 from 0603 to 0402(SL200000W00) Change PH1、PH2 from 0603 to 0402(SL200000V00) Change PH3 from 0603 to 0402(SL200001100)	2009/08/06	Pre-MP
36	HW request	HW request	0.5	56	Change PR108、PR110 from 1K to 100K(SD034100380)	2009/08/06	Pre-MP
37	HW request	For Intel S3 POWER reduce	0.5	53	Add PR162 4.53K(SD034453180) Change PR130 from 1K to 2.26K(SD034226180)	2009/08/10	Pre-MP

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date	2010/08/10
Title	SCHEMATICS,MB A5511		
Size: Custom	Document Number: 401762		Rev: C
Date: Tuesday, August 18, 2009	Sheet 58 of 60		

A1--> A2 Change List

2009/05/26
Page 33 SWAP HDD SATA_DTX_C_PRX_N1/P1
Page 38 Del DPIO42 (GFX_CORE_PWRGD) and ADD ME_EN in GPIO42 to PCH GPIO33 (For enable ME to entry manufactruing mode)
Page 12/37 Del PCH_SATA2_CE# and change PCH_SATA1_CE# for Esata redriver IC enable singal

2009/06/02
Page 30 Reverse JLVDS1 pin 36 and pin 37
Page 39 Reverse JKB1 pin defined
Page 12 colay Relatek CLK Gen
Page 39 Follow EMI request,add R486 and C9...
Page 24 switch the net name EC_SMB_DA2 and EC_SMB_CK2

2009/06/03
Page 40 add R490,R491,R493 and R494 for LED brightness
Page 38 change EC pin 75 from GFX_CORE_PWRGD to ME_EN

2009/06/04
change Y1,Y3,Y4,Y10,X1 crystal PCB footprint
Page 45 change R462 to 22k
Page 15 change R315 to 100k

A2--> A3 Change List

2009/06/25
Page 14 R305 pull high to +3VS_Delay
Page 15,24,38 Add ACIN_BUF for PCH/VGA
Page 24 Un-pop R177 (No use external Vbios ROM)
change R28 to 510K (for VGA Power on sequence)
Page5,6,7,44 Reserve INTEL Capella new design schematic
Page 24 SWAP Q57,Q58,Q62 Pin1 and PIN3,
change Q62 to UMA@
Page 38 change PWR_SUSP_LED to U38.84
Page 36,38,39 combine LED fuction to BT_ON#
Page 39 SWAP JP9
Page 40 Add discharge schematic for VGA_ON

A3-->C Change List

2009/07/06
Page 32 Switch the U57 Pin 27 and Pin 49 (IGPU_SELECT# and DGPU_SELECT#)

2009/07/08
Page 24 Add R833,for short +3VS to +3VS_DELAY
Page 25 Add R116 and R225 for Boradway MVREFDA/B and MVREFSA/B
Page 25 Add C473,C474,R265 and R327 for Boradway CLKTESTA/B
Page 27 Add R770 and R771
Page 32 Add R768,R769,R767,R786,R772 and Delete Q62,R793 to verify HDMI HPD
Page 18 Add R333 to pull down GPIO37 and change R293 to UMAO@

2009/07/10
change 4.7u_0805 to 4.7u_0603
Page 14 Add R104,R793,R342 and R341 for PEG_CLKREQ#
Page 38 update Board ID to 0.4 R364=100K,R365=56K

2009/07/13
Page 25 add R343,R344,R361,R498,R499 and R500 for broadway
Page 7 update 470uF to 330uF(C232, C186, C711, C221, C259 and C196)
Page 39 Update R5 and R6 package from 0402 to 0603...
Page 24 add Q76,C476 and R795 for +3VS_DELAY
Page 24 Switch Q9 and change the +3VS to +3VS_DELAY

C-->Pre-MP Change List

2009/07/17
Page 42 switch MIC1_LFE_L and MIC1_CEN_R

2009/07/28
Page 39 Add Q62 to replace D11
Page 25 Add R502 and R504

Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10

Compal Electronics, Inc.

Title: SCHEMATICS,MB A5511

Size: Custom | Document Number: 401762 | Rev: C

Date: Tuesday, August 18, 2009 | Sheet 59 of 60

MODEL NAME: *KBLA0 Power Sequence Block Diagram*
PCB NAME: *LA4811P*
REVISION:
DATE: *2008/12/04*



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date 2010/08/10	Title: SCHEMATICS,MB A5511
Size: Custom	Document Number: 401762		Rev: C
Date: Tuesday, August 18, 2009	Sheet 60 of 60		