

# Compal Confidential

## NCQD0 M/B Schematics Document

### Intel Arrandale/Clarkfield Processor with DDRIII + Ibox Peak-M

2009-08-10

REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	C
				Customer	401762	
				Date:	Tuesday, August 18, 2009	
				Sheet	1 of 60	


# Compal Confidential

Model Name : NCQD0

File Name : LA5511P

Clock Generator  
 IDT: 9LRS3199AKLFT  
 SILEGO: SLG8SP587  
 133/120/100/96/14.318MHZ to PCH  
 48MHZ to CardReader  
 page 12

Fan Control  
 page 43



Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401762
Date: Tuesday, August 18, 2009				Rev C
Sheet 2 of 60				

### Voltage Rails

Power Plane	Description	S1	S3	S5	DGPU (UMA)	DGPU (DIS)
VIN	Adapter power supply (19V)	N/A	N/A	N/A		
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A		
+CPU_CORE	Core voltage for CPU	ON	ON	OFF		
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF		
+1.05VS	1.05V switched power rail for PCH	ON	OFF	OFF		
+1.1VS_VTT	1.1V switched power rail (1.05 for AUB CPU)	ON	OFF	OFF		
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF		
+1.5VS	1.5V switched power rail	ON	OFF	OFF		
+1.8VS	1.8V switched power rail	ON	OFF	OFF		
+3VALW	3.3V always on power rail	ON	ON	ON*		
+3V	3.3V power rail for PCH	ON	ON	ON		
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*		
+3VS	3.3V switched power rail	ON	OFF	OFF		
+5VALW	5V always on power rail	ON	ON	ON*		
+5VS	5V switched power rail	ON	OFF	OFF		
+5V	5V power rail for PCH	ON	ON	ON		
+VSB	VSB always on power rail	ON	ON	ON*		
+RTCVCC	RTC power	ON	ON	ON		
+5VSDGPU	5V power rail for GPU				OFF	ON
+1.5VSDGPU	1.5V power rail for VRAM				OFF	ON
+1.8VSDGPU	1.8V switched power rail for GPU				OFF	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

### External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

### EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

### EC SM Bus2 address

### Ibex SM Bus address

Device	Address
Clock Generator (9LRS3199AKLFT, SLG8SP587)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb
ISL90727	0101 1100b
ISL90728	0111 1100b

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

### Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

### BOARD ID Table

Board ID	PCB Revision
* 0	0.1
1	
2	
3	
4	
5	
6	
7	

### BTO Option Table

BTO Item	BOM Structure
UMA	UMA@
UMA Only	UMAO@
DIS Only	DIS@
DGPU	VGA@
Braidwood	NV@
M96	M96@
Broadway	MAD@
Switchable Graphics	SG@





### USB Port Table

USB 2.0	USB 1.1	Port	4 External USB Port	
EHCI1	UHCI0	0	USB Conn.	
		1	USB/B	
	UHCI1	UHCI1	2	eSATA USB
			3	CMOS Camera
		UHCI2	4	Mini Card 1
			5	Mini Card 2
EHCI2	UHCI3	6		
		7		
		8	USB Conn.	
	UHCI4	9		
		10	Blue Tooth	
		11	Finger Print	
		12	NewCard	
	UHCI6	13		

### BOM Config



Switchable Graphics (M96)SKU: UMA@/SG@/VGA@  
 UMA only SKU: UMA@/UMAO@  
 DIS ONLY (M96): DIS@/VGA@

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title
				SCHMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401762
Date: Tuesday, August 18, 2009				Sheet 3 of 60




R136 3.01K 0402 1%  
 R139 3.01K 0402 1%  
 R138 3.01K 0402 1%  
 R137 3.01K 0402 1%

WW41 Recommend not pull down  
 PCIE2.0 Jitter is over on ES1



**eDP Signals MAPPING**

eDP Signal	PEG Singals	Lane Reversal
eDP_TX0	PEG HTX C GRX P15	PEG HTX C GRX P0
eDP_TX#0	PEG HTX C GRX N15	PEG HTX C GRX N0
eDP_TX1	PEG HTX C GRX P14	PEG HTX C GRX P1
eDP_TX#1	PEG HTX C GRX N14	PEG HTX C GRX N1
eDP_TX2	PEG HTX C GRX P13	PEG HTX C GRX P2
eDP_TX#2	PEG HTX C GRX N13	PEG HTX C GRX N2
eDP_TX3	PEG HTX C GRX P12	PEG HTX C GRX P3
eDP_TX#3	PEG HTX C GRX N12	PEG HTX C GRX N3
eDP_AUX	PEG GTX C HRX P13	PEG GTX C HRX P2
eDP_AUX#	PEG GTX C HRX N13	PEG GTX C HRX N2
eDP_HPD#	PEG GTX C HRX P12	PEG GTX C HRX P3



**CFG0 - PCI-Express Configuration Select**

\*1:Single PEG  
 0:Bifurcation enabled



**CFG3 - PCI-Express Static Lane Reversal**

\*1 :Normal Operation  
 0 :Lane Numbers Reversed  
 15 -> 0, 14 -> 1, ...

**CFG4 - Display Port Presence**

\*1:Disabled; No Physical Display Port attached to Embedded Display Port  
 0:Enabled; An external Display Port device is connected to the Embedded Display Port

Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	SCHMATIC,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number	401762		Date	Tuesday, August 18, 2009
Sheet	4	of	60	




**JTAG MAPPING**

Scan Chain (Default)	STUFF -> R653, R657, R662 NO STUFF -> R655, R660
CPU Only	STUFF -> R653, R655 NO STUFF -> R657, R660, R662
GMCH Only	STUFF -> R660, R662 NO STUFF -> R653, R655, R657


2009/2/4  
Delete damping resistor for power noise and Layout space issue

2009/2/4  
#414044 DG  
Update Rev1.11



When implement S3 power reduction  
not to pop R337  
pop U49, R336, R335, R334...

2009/4/13  
Intel Suggestion by Desige guide V1.52



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	B	Document Number	401762	Rev	C
Date:	Tuesday, August 18, 2009	Sheet	5	of	60

10 DDR\_A\_D[0..63]  
 10 DDR\_A\_DM[0..7]  
 10 DDR\_A\_DQS[0..7]  
 10 DDR\_A\_MA[0..15]

JCPU1C

DDR A D0 A10  
 DDR A D1 C10  
 DDR A D2 C7  
 DDR A D3 A7  
 DDR A D4 B10  
 DDR A D5 D10  
 DDR A D6 E10  
 DDR A D7 A8  
 DDR A D8 D8  
 DDR A D9 F10  
 DDR A D10 E6  
 DDR A D11 SA\_DQ[10]  
 DDR A D12 E9  
 DDR A D13 B7  
 DDR A D14 E7  
 DDR A D15 C6  
 DDR A D16 H10  
 DDR A D17 G8  
 DDR A D18 K7  
 DDR A D19 J8  
 DDR A D20 G7  
 DDR A D21 G10  
 DDR A D22 J7  
 DDR A D23 J10  
 DDR A D24 L7  
 DDR A D25 M6  
 DDR A D26 M8  
 DDR A D27 L9  
 DDR A D28 L6  
 DDR A D29 K8  
 DDR A D30 SA\_DQ[29]  
 DDR A D31 P9  
 DDR A D32 AH5  
 DDR A D33 AF5  
 DDR A D34 AK6  
 DDR A D35 AK7  
 DDR A D36 AF6  
 DDR A D37 AG5  
 DDR A D38 A17  
 DDR A D39 A16  
 DDR A D40 A110  
 DDR A D41 A19  
 DDR A D42 AL10  
 DDR A D43 AK12  
 DDR A D44 AK8  
 DDR A D45 A17  
 DDR A D46 AK11  
 DDR A D47 A18  
 DDR A D48 AN8  
 DDR A D49 AM10  
 DDR A D50 AR11  
 DDR A D51 AL11  
 DDR A D52 AM9  
 DDR A D53 AN9  
 DDR A D54 AT11  
 DDR A D55 AP12  
 DDR A D56 AM12  
 DDR A D57 AN12  
 DDR A D58 AM13  
 DDR A D59 AT14  
 DDR A D60 AT12  
 DDR A D61 AL13  
 DDR A D62 AR14  
 DDR A D63 AP14  
 SA\_DQ[63]

10 DDR\_A\_BS0  
 10 DDR\_A\_BS1  
 10 DDR\_A\_BS2

10 DDR\_A\_CAS#  
 10 DDR\_A\_RAS#  
 10 DDR\_A\_WE#

SA\_CK[0] AA6  
 SA\_CK#0 AA7  
 SA\_CKE[0] P7  
 SA\_CK[1] Y6  
 SA\_CK#1 Y6  
 SA\_CKE[1] P6  
 SA\_CS#0 AE2  
 SA\_CS#1 AE8  
 SA\_ODT[0] AD8  
 SA\_ODT[1] AF9

SA\_DM[0] B9  
 SA\_DM[1] D7  
 SA\_DM[2] H7  
 SA\_DM[3] M7  
 SA\_DM[4] AG6  
 SA\_DM[5] AM7  
 SA\_DM[6] AN10  
 SA\_DM[7] AN13

SA\_DQS#0 C9  
 SA\_DQS#1 E8  
 SA\_DQS#2 J9  
 SA\_DQS#3 AH7  
 SA\_DQS#4 AK9  
 SA\_DQS#5 AP11  
 SA\_DQS#6 AP11  
 SA\_DQS#7 AT13

SA\_DQS[0] CR  
 SA\_DQS[1] F9  
 SA\_DQS[2] HR  
 SA\_DQS[3] M9  
 SA\_DQS[4] AH8  
 SA\_DQS[5] AK10  
 SA\_DQS[6] AN11  
 SA\_DQS[7] AR13

SA\_MA[0] Y3  
 SA\_MA[1] W1  
 SA\_MA[2] AA8  
 SA\_MA[3] AA3  
 SA\_MA[4] V1  
 SA\_MA[5] AA9  
 SA\_MA[6] V8  
 SA\_MA[7] T1  
 SA\_MA[8] Y9  
 SA\_MA[9] U6  
 SA\_MA[10] AD4  
 SA\_MA[11] T2  
 SA\_MA[12] U3  
 SA\_MA[13] AG8  
 SA\_MA[14] T3  
 SA\_MA[15] V9

SA\_CAS#  
 SA\_RAS#  
 SA\_WE#

IC,AUB\_CFD\_rPGA,R1P0  
 CONN@

DDR SYSTEM MEMORY A

11 DDR\_B\_D[0..63]  
 11 DDR\_B\_DM[0..7]  
 11 DDR\_B\_DQS[0..7]  
 11 DDR\_B\_MA[0..15]

JCPU1D

DDR B D0 B5  
 DDR B D1 A5  
 DDR B D2 C3  
 DDR B D3 B3  
 DDR B D4 E4  
 DDR B D5 A6  
 DDR B D6 C4  
 DDR B D7 D1  
 DDR B D8 D1  
 DDR B D9 D2  
 DDR B D10 F2  
 DDR B D11 E1  
 DDR B D12 C2  
 DDR B D13 E8  
 DDR B D14 F3  
 DDR B D15 G4  
 DDR B D16 H6  
 DDR B D17 G2  
 DDR B D18 J6  
 DDR B D19 J3  
 DDR B D20 G1  
 DDR B D21 G5  
 DDR B D22 J2  
 DDR B D23 J1  
 DDR B D24 J5  
 DDR B D25 L2  
 DDR B D26 L3  
 DDR B D27 K2  
 DDR B D28 K1  
 DDR B D29 K4  
 DDR B D30 M4  
 DDR B D31 N5  
 DDR B D32 AE1  
 DDR B D33 AG1  
 DDR B D34 AJ3  
 DDR B D35 AK1  
 DDR B D36 AG4  
 DDR B D37 AG3  
 DDR B D38 AJ4  
 DDR B D39 AH4  
 DDR B D40 AK3  
 DDR B D41 AK4  
 DDR B D42 AM6  
 DDR B D43 AN2  
 DDR B D44 AK5  
 DDR B D45 AK2  
 DDR B D46 AM4  
 DDR B D47 AM3  
 DDR B D48 AP3  
 DDR B D49 AN5  
 DDR B D50 AT4  
 DDR B D51 AN6  
 DDR B D52 AN4  
 DDR B D53 AN3  
 DDR B D54 AT5  
 DDR B D55 AT6  
 DDR B D56 AN7  
 DDR B D57 AP6  
 DDR B D58 AT8  
 DDR B D59 AP8  
 DDR B D60 AT7  
 DDR B D61 AP9  
 DDR B D62 AR10  
 DDR B D63 AT10

11 DDR\_B\_BS0  
 11 DDR\_B\_BS1  
 11 DDR\_B\_BS2

11 DDR\_B\_CAS#  
 11 DDR\_B\_RAS#  
 11 DDR\_B\_WE#

IC,AUB\_CFD\_rPGA,R1P0  
 CONN@

DDR SYSTEM MEMORY - B

SB\_CK[0] W8  
 SB\_CK#0 W9  
 SB\_CKE[0] M3  
 SB\_CK[1] V7  
 SB\_CK#1 V6  
 SB\_CKE[1] M2  
 SB\_CS#0 AB8  
 SB\_CS#1 AD6  
 SB\_ODT[0] AC7  
 SB\_ODT[1] AD1

SB\_DM[0] D4  
 SB\_DM[1] E1  
 SB\_DM[2] H3  
 SB\_DM[3] K1  
 SB\_DM[4] AH1  
 SB\_DM[5] AL2  
 SB\_DM[6] AR4  
 SB\_DM[7] AT8









SB\_DQS#0 D5  
 SB\_DQS#1 E4  
 SB\_DQS#2 J4  
 SB\_DQS#3 J4  
 SB\_DQS#4 AH2  
 SB\_DQS#5 AL4  
 SB\_DQS#6 AR5  
 SB\_DQS#7 AR8

SB\_DQS[0] C5  
 SB\_DQS[1] E3  
 SB\_DQS[2] H4  
 SB\_DQS[3] M5  
 SB\_DQS[4] AG2  
 SB\_DQS[5] AP5  
 SB\_DQS[6] AR7  
 SB\_DQS[7] AR7

SB\_MA[0] U5  
 SB\_MA[1] V2  
 SB\_MA[2] T5  
 SB\_MA[3] R1  
 SB\_MA[4] TR  
 SB\_MA[5] R2  
 SB\_MA[6] R6  
 SB\_MA[7] R4  
 SB\_MA[8] R5  
 SB\_MA[9] AR5  
 SB\_MA[10] P3  
 SB\_MA[11] R3  
 SB\_MA[12] AR7  
 SB\_MA[13] AE7  
 SB\_MA[14] P5  
 SB\_MA[15] N1


DDR\_B\_CLK0 11  
 DDR\_B\_CLK0# 11  
 DDR\_B\_CKE0 11  
 DDR\_B\_CLK1 11  
 DDR\_B\_CLK1# 11  
 DDR\_B\_CKE1 11  
 DDR\_B\_CS0# 11  
 DDR\_B\_CS1# 11  
 DDR\_B\_ODT0 11  
 DDR\_B\_ODT1 11  
 DDR\_B\_DM0  
 DDR\_B\_DM1  
 DDR\_B\_DM2  
 DDR\_B\_DM3  
 DDR\_B\_DM4  
 DDR\_B\_DM5  
 DDR\_B\_DM6  
 DDR\_B\_DM7  
 DDR\_B\_DQS#0  
 DDR\_B\_DQS#1  
 DDR\_B\_DQS#2  
 DDR\_B\_DQS#3  
 DDR\_B\_DQS#4  
 DDR\_B\_DQS#5  
 DDR\_B\_DQS#6  
 DDR\_B\_DQS#7  
 DDR\_B\_DQS0  
 DDR\_B\_DQS1  
 DDR\_B\_DQS2  
 DDR\_B\_DQS3  
 DDR\_B\_DQS4  
 DDR\_B\_DQS5  
 DDR\_B\_DQS6  
 DDR\_B\_DQS7  
 DDR\_B\_MA0  
 DDR\_B\_MA1  
 DDR\_B\_MA2  
 DDR\_B\_MA3  
 DDR\_B\_MA4  
 DDR\_B\_MA5  
 DDR\_B\_MA6  
 DDR\_B\_MA7  
 DDR\_B\_MA8  
 DDR\_B\_MA9  
 DDR\_B\_MA10  
 DDR\_B\_MA11  
 DDR\_B\_MA12  
 DDR\_B\_MA13  
 DDR\_B\_MA14  
 DDR\_B\_MA15

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401762	C
Date:	Tuesday, August 18, 2009	Sheet	6	of	60




+CPU-CORE Decoupling	C,uF	ESR, mohm	Stuffing Option
SPCAP, Polymer	4X330uF	6m ohm/4	2X330uF
MLCC 0805 X5R	16X22uF	3m ohm/12	
	16X10uF	3m ohm/16	

<b>Security Classification</b>	<b>Compal Secret Data</b>		<b>Compal Electronics, Inc.</b>	
<b>Issued Date</b>	2009/08/10	<b>Deciphered Date</b>	2010/08/10	<b>Title</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>SCHEMATICS, MB A5511</b>
Customer: 401762 Date: Tuesday, August 18, 2009				<b>Rev C</b>
Sheet 7 of 60				





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Tuesday, August 18, 2009	Sheet	8	of	60






Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	SCHEMATICS,MB A5511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401762	C
Date:				Tuesday, August 18, 2009	Sheet 9 of 60






2009/04/13  
 For Arrandale, it should be use M1 Circuit  
 For Clarksfield, it should be use M3 Circuit  
 DG V1.52

**Layout Note:**  
 Place near JDIMM1





**Layout Note:**  
 Place near JDIMM1.203 & JDIMM1.204



**DDR3 SO-DIMM A  
 Standard Type**


Security Classification	Compal Secret Data			Title
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Document Number
				401762
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev C
Date: Tuesday, August 18, 2009				Sheet 10 of 60





2009/04/13  
 For Arrandale, it should be use M1 Circuit  
 For Clarksfield, it should be use M3 Circuit  
 DG V1.52

**Layout Note:**  
 Place near JDIMM2

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA








**Layout Note:**  
 Place near JDIMM2.203 & JDIMM2.204







**DDR3 SO-DIMM B  
 Standard Type**




Security Classification	Compal Secret Data			Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Document Number	<b>SCHEMATICS_MB A5511</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Tuesday, August 18, 2009	Sheet 11 of 60











PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz



update PCB footprint




If GPIO33 pull down, ME will not working.  
For factory update ME, pull down resistor pull under door.



SATA for HDD1

SATA for ODD

SATA for eSATA




SPI ROM Footprint 150mil


Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		SCHEMATICS,MB A5511	
2009/08/10		2010/08/10		Document Number	
				401762	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT PERSONNEL OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Tuesday, August 18, 2009	Sheet	13	of	60

REV1.0


For PCIE LAN




For Wireless LAN




For NEWCRAD



For Mini2




For CardReader




2/10 PCIE7, PCIE8 not support on HM55


For PCIE LAN




For Wireless LAN






For NEWCRAD




For Mini2






For CardReader



1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP





Layout guide 1.52 update















Project ID		
ID1	ID0	Project
0	0	JV
0	1	Future

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				Customer	401762
				Date:	Tuesday, August 18, 2009
				Sheet	14 of 60




U60C REV1.0





No used Integrated LAN,  
connecting LAN\_RST# to GND

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	401762	Document Number	401762	Rev	C
Date:	Tuesday, August 18, 2009	Sheet	15	of	60



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	Rev	Date	Sheet
	401762		C	Tuesday, August 18, 2009	16 of 60









2008/1/6 2009MOM01 change to 22 ohm


Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap High = Default
Low	High




Danbury Technology Enabled	
NV_ALE	High = Enabled Low = Disabled

DMI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH




OC[0..3] use for EHCI 1  
OC[4..7] use for EHCI 2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS,MB A5511	
Customer	401762	Document Number	401762	Date	Tuesday, August 18, 2009
Sheet	17	of	60	Rev	C





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401762	Rev	C	Date	Tuesday, August 18, 2009
Sheet	18	of	60		




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	Rev	Date	Sheet
	401762		C	Tuesday, August 18, 2009	19 of 60






PCH XDP Port




REV1.0

REV1.0  
IBEXPEAK-M\_FCBGA107  
UMA@






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	Rev	C	
	401762			Date:	Tuesday, August 18, 2009
				Sheet	21 of 60




MT29H32G08GCAH2-12 A\_TBGA100



MT29H32G08GCAH2-12 A\_TBGA100



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401762	C
				Date: Tuesday, August 18, 2009	Sheet 22 of 60











M96 P/N : SA00002UQ50 (S IC 216-0729042-00 A13 M96 FCBGA962 0FA)  
M92 P/N : SA00002YX10 (S IC 216-0728014 A12 M92-M2 XT FCBGA 0FA)


Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>SCHMATICS,MB A5511</b> Document Number <b>401762</b> Date: Tuesday, August 18, 2009 Sheet 23 of 60

Strap Name		Pin Straps Description	Default
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	0
BIF_GEN2_EN	GPIO2	0= Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
STRAP_BIF_CLK_PM_EN	GPIO22	Enable CLKREQ# Power Management 0: CLKREQ# power management capability is disabled 1: CLKREQ# power management capability is enabled	0
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0) : a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. 128 MB 000 256 MB 001 512 MB 010 b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 64 MB 010	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
CCBPASS	GENERICC		0
SMS_EN_HARD	H2SYNC		0
VIP_DEVICE_STRAP_DIS	V2SYNC	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0

Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
VRAM				
Samsung	0	0	0	0
HYNIX	1	0	0	0







For M97, Broadway, Madison and Park only


GCORE\_SEN and FB\_GND should route as differential pair Same as VDDCI\_SEN and FB\_GND

Use boardway GPU, R114 and R101 must change to 40.2 Ohm (SD034402A80) ..

Use boardway GPU, R129 and R130 must change to 40.2 Ohm (SD034402A80) ..

Route 100 Ohm differential trace and keep short Place 0.1u gap (SE071014Z80) to substitute R124 and R125 R127 and R126 change to 51.1 Ohm (SD034511A80) when use Broadway chip


	M96	Broadway
R127	4.7k Ohm	10k Ohm
R512	SD02870180	SD028100280
	0 Ohm	680 Ohm
R512	SD028000080	SD028680080
R126	4.7k Ohm	DNI
	1000 PF	68 PF
C241	SE074102K80	SE071680J80



POWER


MEM I/O	VDDR#1#1 VDDR#1#2 VDDR#1#3 VDDR#1#4 VDDR#1#5 VDDR#1#6 VDDR#1#7 VDDR#1#8 VDDR#1#9 VDDR#1#10 VDDR#1#11 VDDR#1#12 VDDR#1#13 VDDR#1#14 VDDR#1#15 VDDR#1#16 VDDR#1#17 VDDR#1#18 VDDR#1#19 VDDR#1#20 VDDR#1#21 VDDR#1#22 VDDR#1#23 VDDR#1#24 VDDR#1#25 VDDR#1#26 VDDR#1#27 VDDR#1#28 VDDR#1#29 VDDR#1#30 VDDR#1#31 VDDR#1#32 VDDR#1#33 VDDR#1#34
LEVEL TRANSLATION	VDD_CT#1 VDD_CT#2 VDD_CT#3 VDD_CT#4
I/O	VDDR#3#1 VDDR#3#2 VDDR#3#3 VDDR#3#4  VDDR#4#1 VDDR#4#2 VDDR#4#3 VDDR#4#4
MEM CLK	VDDRHA VSSRHA
BACK BIAS	BBP#1 BBP#2

216-0729002 A12 M96\_BGA962  
VGA@



BB\_EN=0V, for Back Biasing Disabled,  
Q59=OFF, Q60=OFF and Q56=ON,  
+BBP=+GPU\_CORE  
BB\_EN=+3.3V, for Back Biasing Enabled,  
Q59=ON, Q60=ON and Q2006=OFF,  
+BBP=+1.8VSDGPU


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401762
				Rev C
				Date: Tuesday, August 18, 2009 Sheet 26 of 60



GND


Ball AW34 and AW35 are short to GND in M96, but NC in Broadway

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401762	C
				Date: Tuesday, August 18, 2009	Sheet 27 of 60



VRAM P/N :  
 Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)  
 Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V)




Security Classification	Compal Secret Data		
Issued Date	2009/08/10	Deciphered Date	2010/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>SCHEMATICS, MB A5511</b> Rev <b>C</b>
Customer <b>401762</b>			Date Tuesday, August 18, 2009 Sheet 28 of 60





Security Classification	Compal Secret Data		Title
Issued Date	2009/08/10	Deciphered Date	2010/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number <b>401762</b>
Date: Tuesday, August 18, 2009			Sheet 29 of 60

**Compal Electronics, Inc.**  
**SCHEMATICS, MB A5511**


### LCD POWER CIRCUIT




### LED PANEL Conn.




### SG For LVDS



### UMA ONLY



### DIS ONLY





Security Classification	Compal Secret Data	
Issued Date	2009/08/10	Deciphered Date
		2010/08/10

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	SCHEMATICS, MB A511
Document Number	401762
Date	Tuesday, August 18, 2009
Sheet	30 of 60


# CRT Connector




Reserved for UMA only

Reserved for DIS only


PCH CRT R	R56	2	UMA0@	1	0.0402_5%	CRT R
PCH CRT G	R58	2	UMA0@	1	0.0402_5%	CRT G
PCH CRT B	R51	2	UMA0@	1	0.0402_5%	CRT B
PCH CRT HSYNC	R52	2	UMA0@	1	0.0402_5%	CRT HSYNC
PCH CRT VSYNC	R54	2	UMA0@	1	0.0402_5%	CRT VSYNC
VGA CRT R	R55	2	DIS@	1	0.0402_5%	CRT R
VGA CRT G	R57	2	DIS@	1	0.0402_5%	CRT G
VGA CRT B	R50	2	DIS@	1	0.0402_5%	CRT B
VGA CRT HSYNC	R48	2	DIS@	1	0.0402_5%	CRT HSYNC
VGA CRT VSYNC	R53	2	DIS@	1	0.0402_5%	CRT VSYNC



Reserved for UMA only





Reserved for DIS only



pull-up 2.2k on PCH side  
pull-up 10k on GPU SIDE

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401762	C
				Date: Tuesday, August 18, 2009	Sheet 31 of 60




At UMA only SKU,  
Change the L25 and L22 PN to Ohm(SD013000080)  
And unpop the C204 and C227.

Place closed to JHDMI1


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401762
				Date:	Tuesday, August 18, 2009
				Sheet	32 of 60
				Rev	C




### SATA HDD1 Conn.





### SATA ODD Conn.






### Card Reader & MINI CARD x2 (WLAN & TV)



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401762
Date: Tuesday, August 18, 2009				Rev C
Sheet 33 of 60				



	SPROM_CLK (RECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1





Security Classification		Compal Secret Data	
Issued Date	2009/08/10	Deciphered Date	2010/08/10

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title		Compal Electronics, Inc.	
SCHEMATICS, MB A5511		Document Number	401762
Date:	Tuesday, August 18, 2009	Sheet	34 of 60




# LAN Connector




CONFIDENTIAL

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401762
				Rev
				C
Date: Tuesday, August 18, 2009				Sheet 35 of 60


### New Card Power Switch



### Lid Switch (Hall Effect Switch)





### BT







Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401762
				Rev C
Date: Tuesday, August 18, 2009				Sheet 36 of 60




# eSATA



D0	D1	Function
0	0	default; CH0/CH1 ->0dB
0	1	CH0->2.5dB pre-emphasis;CH1->0dB
1	0	CH1->2.5dB pre-emphasis;CH0->0dB
1	1	CH0/CH1->2.5dB pre-emphasis




# USB/B & ACER LOGO Backlight Conn












For EMI solution 02/23

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401762	C
Date: Tuesday, August 18, 2009				Sheet	37 of 60




Security Classification		Compal Secret Data	
Issued Date	2009/08/10	Deciphered Date	2010/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title: SCHEMATICS,MB A5511			
Size	Document Number	Rev	
B	401762	C	
Date:	Tuesday, August 18, 2009	Sheet	38 of 60




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401762
				Rev C
Date:	Tuesday, August 18, 2009	Sheet	39	of 60


### Power Button





### Power ON Circuit




### AC\_IN LED




### POWER LED



### T/P Lock Button/LED





### Media/Num/Cap LED





Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Schematics, MB A511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401762	C
Date: Tuesday, August 18, 2009				Sheet	40 of 60








### HD Audio Codec





Place close to Codec





Sense Pin	Impedance	Codec Signals	
SENSE A	20K	PORT-A (PIN 39, 41)	
		PORT-B (PIN 21, 22)	
		PORT-C (PIN 23, 24)	
SENSE B	39.2K	PORT-E (PIN 32, 34)	
		20K	PORT-F (PIN 33, 35)
			PORT-H (PIN 37)




Security Classification	Compal Secret Data			Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401762	C
Date: Tuesday, August 18, 2009				Sheet	41 of 60




**Int. Speaker Conn.**




**SPDIF Out JACK  
LINE Out/Headphone Out**




**Subwoofer Conn.**




For ESD  
I/O status:  
a. input/output mount 75 ohm  
b. input only mount 1K ohm



**LINE-IN JACK**





**MIC JACK**



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	SCHEMATICS, MB A5511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	Document Number		Date	Sheet	
C	401762		Tuesday, August 18, 2009	42 of 60	


### FAN1 Conn





CONFIDENTIAL

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Date:	Tuesday, August 18, 2009
				Sheet	43 of 60
				Rev	C



**+5VALW TO +5VS**






**+3VALW TO +3V(PCH AUX Power)**



**+3VALW TO +3VS**




**+1.5V to +1.5VS**






Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	SCHEMATICS,MB A5511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401762	C
Date:				Tuesday, August 18, 2009	Sheet 44 of 60


### +5VS to +5VSDGPU



### +1.5V to +1.5VSDGPU Transfer





### +1.8VS to +1.8VSDGPU Transfer






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401762	C
Date:				Tuesday, August 18, 2009	Sheet 45 of 60

DC231000N00 藍色 For DIS  
 DC231000P00 黃色 For UMA  
 Footprint  
 SINGA\_2DC-S756B200\_3P




Vin Detector			
	Min.	Typ	Max.
H-->L	17.208V	17.212V	17.217V
L-->H	17.879V	17.894V	17.909V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				401762	
				Date: Tuesday, August 18, 2009	Sheet 46 of 60



PH1 under CPU botten side :  
 CPU thermal protection at 92 degree C  
 Recovery at 56 degree C




DC040006G00 Main for Arctek  
 DC040006F00 2nd for SUYIN  
 Footprint  
 SUYIN\_200275MR007G12MZR\_7P



PH2 near main Battery CONN :  
 BAT. thermal protection at 76 degree C  
 Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	401762	Rev	C	Date:	Tuesday, August 18, 2009
Sheet	47	of	60		




**CP Point Setting**  
 CP point=ladapter\*85%



90W adapter  
 $V_{acset}=3.3 \cdot (100K/(64.9K+100K))=2.001V$   
 $CP\ Point=(V_{acset}/V_{vdac}) \cdot (0.1/PR56)=4.04A$

65W adapter  $R=(100K \cdot 100K)/(100K+100K)=50K$   
 $V_{acset}=3.3 \cdot (50K/(50K+64.9K))=1.436V$   
 $CP\ POINT=(1.436V/3.3V) \cdot (0.1/0.015)=2.901A$

Input OVP : 22.3V  
 Input UVP : 17.26V  
 Fsw : 300KHz



**CP setting**



**Icharge Setting**  
 For 2200mA,  $I_{charge}=0.8C=0.8 \cdot 2.2=3.52A$   
 For 2400mA,  $I_{charge}=0.8C=0.8 \cdot 2.4=3.84A$   
 $I_{charge}=(V_{srset}/V_{dac}) \cdot (0.1/PR62)$   
 $IREF \cdot (100K/(100K+17.4K)/3.3) \cdot (0.1/0.02)=I_{charge}$   
 **$IREF=0.77484 \cdot I_{charge}$**

**LI-4S : 18.0V---BATT-OVP=2.677V**  
**BATT-OVP=0.1487\*VMB**  
**LI-3S : 13.5V---BATT-OVP=2.007V**  
**BATT-OVP=0.1487\*VMB**  
**Per cell=3.5V**

Charger ADJ	Calibrate#
4.0V	L=0V
4.2V	1.8755V
4.3V	2.8132V
4.35V	H=3.3V

**Security Classification**      **Compal Secret Data**


Issued Date	2009/08/10	Deciphered Date	2010/08/10
-------------	------------	-----------------	------------

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RADEP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

**Compal Electronics, Inc.**  
**SCHEMATICS,MB A5511**

Document Number	401762	Rev	C
Date	Tuesday, August 18, 2009	Sheet	48 of 60





Frequency different	
RT8205C 300KHZ/375KHZ	TP551125 245KHZ/305KHZ
OCp calculation method different	
RT8205C Rtrip*Itrip/10	TP551125 (Rtrip*Itrip/9)-24mV
GND pad need add via to ground	
Add pull high resistor to +3VLP on pin13	

**+3.3VALWP Ipeak=6.61A ; Imax=4.627A**  
 Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)  
 Vtrip=(10E-06 \* 147K)/9-24=194mV  
 Ilimit=194mV/18m ~ 194mV/15m  
 =10.778A ~ 12.933A  
 Iocp=Ilimit+Delta I/2  
 =11.148A ~ 13.303A  
 Delta I=0.74A (Freq=300KHz)

**+5VALWP Ipeak=7.0A ; Imax=4.9A**  
 Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)  
 Vtrip=(10E-06 \* 158K)/9-24=151.56mV  
 Ilimit=151.56mV/18m ~ 151.56mV/15m  
 =8.42A ~ 10.104A  
 Iocp=Ilimit+Delta I/2  
 =9.195A ~ 10.879A  
 Delta I=0.775A (Freq=245KHz)

Security Classification				Compal Secret Data		Title	
Issued Date		2009/08/10		Deciphered Date		2010/08/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		401762	
				Date:		Tuesday, August 18, 2009	
				Sheet		49 of 60	

**Compal Electronics, Inc.**


**SCHEMATICS, MB A5511**

Rev C


36,38,44 SYSON

Layout Note:  
Place near V5FILT Pin

Layout Note:  
Place near V5FILT Pin




VFB=0.75V  
 $V_o = VFB * (1 + PR101 / PR102) = 1.52V$   
 $Ton = 19E-12 * Ron * ((2/3) * V_o + 150mV) / Vin + 50ns = 2.4E-7$   
 $Freq = 282KHz$   
 $Cesr = 15m\ ohm$   
 $Ipeak = 13.00A$   $I_{max} = 9.10A$   
 $\Delta I = ((19.5 - 1.5) * (1.5 / 19.5)) / (L * Freq) = 2.728A$   
 $V_{trip} = R_{trip} * I_{0uA} = 0.137V$   
 $I_{ocp\_min} = 16.47A$   
 $I_{ocp\_max} = 16.60A$   
 $I_{ocp} = 16.47 \sim 16.60A$




VFB=0.75V  
 $V_o = VFB * (1 + PR111 / PR112) = 1.05V$   
 $Ton = 19E-12 * Ron * ((2/3) * V_o + 150mV) / Vin + 50ns = 1.8E-07$   
 $Freq = 282KHz$   
 $Cesr = 15m\ ohm$   
 $Ipeak = 6.858A$   $I_{max} = 4.8006A$   
 $\Delta I = ((19.5 - 1.05) * (1.05 / 19.5)) / (L * Freq) = 2.728A$   
 $V_{trip} = R_{trip} * I_{0uA} = 0.0806V$   
 $I_{ocp\_min} = 9.87A$   
 $I_{ocp\_max} = 9.94A$   
 $I_{ocp} = 9.87 \sim 9.94A$

Security Classification		Compal Secret Data	
Issued Date	2009/08/10	Deciphered Date	2010/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.	
Title	SCHEMATICS, MB A5511
Document Number	401762
Date	Tuesday, August 18, 2009
Sheet	50 of 60



For AMD NEW VGA (Braidway)  
 Output= 1.0V (PR113= 5.9K SD034590180)




Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date	2010/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>SCHMATICS,MB A5511</b>
Document Number <b>401762</b>			Rev <b>C</b>
Date: Tuesday, August 18, 2009			Sheet 51 of 60



VFB=0.75V  
 $V_o = VFB * (1 + PR124 / PR125) = 1.8V$   
 $Ton = 19E-12 * Ron * ((2/3) * Vo + 150mV) / Vin + 50ns = 2.4E-7$   
 Freq=282KHz

Cesr=15m ohm  
 Ipeak=3.02A Imax=2.114A  
 $\Delta I = ((19.5-1.5) * (1.5/19.5)) / (L * Freq) = 2.232A$   
 $V_{trip} = R_{trip} * I_{0uA} = 0.0309V$   
 Iocp-min=4.60A  
 Iocp-max=4.76A  
 Iocp=4.60~4.76A

Layout Note:  
 Place near V5FILT Pin




VFB=0.75V  
 $V_o = VFB * (1 + PR156 / PR150) = 1.1V$   
 $Ton = 19E-12 * Ron * ((2/3) * Vo + 150mV) / Vin + 50ns = 2.4E-7$   
 Freq=282KHz

Cesr=15m ohm  
 Ipeak=4.00A Imax=2.80A  
 $\Delta I = ((19.5-1.1) * (1.1/19.5)) / (L * Freq) = 1.67A$   
 $V_{trip} = R_{trip} * I_{0uA} = 0.0665V$   
 Iocp-min=4.06A  
 Iocp-max=5.83A  
 Iocp=4.06~5.83A

Layout Note:  
 Place near V5FILT Pin

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS, MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	Custom	Document Number	401762	Rev	C
Date:	Tuesday, August 18, 2009	Sheet	52	of	60

**Layout Note:**  
Place near high-side MOS Drain  
and low-side MOS Source



**Layout Note:**  
Close IC

**Layout Note:**  
Close IC  
單獨拉回不搭Pin15

**Material Note:**  
330uF/6 mΩ, number  
are 3, Power 1, HW 2

I<sub>peak</sub>=18.062A    I<sub>max</sub>=12.6434A  
Freq.=230KHz  
I<sub>ocp</sub>=20.01~27.39A


Voltage Select

VID	Vout
High	1.05 V
Low	1.1 V

**VTT Rail**


Arrandale +1.1VS\_VTT=1.05V  
Clarksfield +1.1VS\_VTT=1.1V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS,MB A5511
Date: Tuesday, August 18, 2009			Sheet 53 of 60	Rev C




GFVX\_CORE  
 Freq.=300KHz  
 I<sub>max</sub>=15.40A  
 I<sub>peak</sub>=22.00A  
 I<sub>ocp</sub>=24.5A  
 LL=7m ohm  
 Cesr=6 mOHM

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATIC,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
			C	401762	C
			Date:	Tuesday, August 18, 2009	Sheet 54 of 60



Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	SCHEMATICS, MB A511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Tuesday, August 18, 2009	Sheet	55	of 60



Load Line=1.9mV/A  
 Vout = 1.075V(Arrandale) 、 0.95V(Clarksfield)  
 Iccmax=48A(Arrandale) 、 52A(Clarksfield)  
 IccTDC=32A(Arrandale) 、 40A(Clarksfield)  
 OCP\_typ=60.00A

Layout Note:  
 PH5 place near Phasel H-MOS

Layout Note:  
 Place near DC side of  
 Phasel Choke

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/08/10	Deciphered Date	2010/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>SCHMATIC,MB A5511</b> Size C Document Number <b>401762</b> Date: Tuesday, August 18, 2009   Sheet 56 of 60



Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	BQ24751A has very low rate crack	Add BQ24751A voltage clamp protection but disable first	0.1	47	Change PR56 from 150 to 0(SD013000080) Disable PD8、PD9、PR57、PR158、PC35、PQ15	2009 05/07	EVT
2	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.1	56	Change PQ7 to power pack Disable PR236、PC177、PC185、PR262	2009 05/11	EVT
3	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.1	54	Change PR239 from 2.26K to 2.61K(SD000009M80) Change PC179 from 0.47U to 0.047U(SE026473K80) Change PR256 from 1K to 1.21K(SD000004C00) Delete PR243、PR244、PR257	2009 05/11	EVT
4	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.1	53	Change PR271 from 10.2K to 8.66K(SD034866180) Change PC203 from 0.068U to 0.1U(SE076104KM8)	2009 05/11	EVT
5	Tune OCP from 15.81A to 18.62A(min) & optimize compensation by control IC vendor suggestion	Tune OCP from 15.81A to 18.62A(min) & optimize compensation by control IC vendor suggestion	0.1	52	Change PR283 from 3.01K to 1.69K(SD00000JB80) Disable PR284、PC205	2009 05/11	EVT
6	Tune VDDCI output voltage to 1.1V by HW request	Tune VDDCI output voltage to 1.1V by HW request	0.1	53	Change PR135 from 1.96K to 2.37K(SD034237180) Change PR137 from 49.9K to 90.9K(SD034909280)	2009 05/11	EVT
7	SH16118AM00 is non lead-free part, SH16118AM10 is	SH16118AM00 is non lead-free part, SH16118AM10 is	0.1	52	Change PR156 from 27.4K to 124K(SD034590280)	2009 05/13	EVT
8	Co-lay will cause DRC, but reserve the space	Co-lay will cause DRC, but reserve the space	0.1	50	Change PL7 from SH16118AM00 to SH16118AM10	2009 05/13	EVT
9	There is not enough space	Choke change size from 10x10 to 7x7	0.1	56	Delete PL15、PL16	2009 05/14	EVT
10	Tune sequence by HW request and prevent enable abnormally	Tune sequence by HW request and prevent enable abnormally	0.2	52	Change PL17 from SH000007E80 to SH000006I80	2009 05/27	EVT2
11	Power ON while no CPU will burn out	Power ON while no CPU will burn out	0.2	51	Change EN net from DGPU_PWR_EN# to VGA_ON Change PR116 from 47K to 22K(SD028220280)	2009 05/27	EVT2
12	PQ7 has very low rate crack	Change PQ7 package to TO-253 DPAK	0.2	53	Change Feedback from +1.1VS_VTT to +1.1VS_VTTP	2009 05/27	EVT2
13	HW request	Don't need this signal	0.2	48	Change Feedback from +1.1VS_VTT to +1.1VS_VTTP	2009 05/27	EVT2
14	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.2	54	Delete net GFX_CORE_PWRGD	2009 06/01	EVT2
15	To avoid pre-charge can not finish	To avoid pre-charge can not finish	0.2	56	Change PR226 from 10K to 1.91K(SD000009O80) Change PR256 from 1.21K to 1.1K(SD034110180)	2009 06/01	EVT2
16	To avoid 2nd source RT8209B can no power on	To avoid 2nd source RT8209B can no power on	0.2	49	Add PC135 as 1U	2009 06/02	EVT2
17	Switch delay time can't over 1ms and OCP has risk	Tune switch delay time to 1ms and OCP to 32.93A(min)	0.2	55	Change PR94、PR103、PR122、PR151 from 300 to 100(SD000000080) Change PC79、PC88、PC107、PC123 from 1U to 4.7U(SD0107475K80)	2009 06/02	EVT2
18	Tune OCP from 18.62A to 20.01A(min)	Tune OCP from 18.62A to 20.01A(min)	0.2	53	Change PR190 from 3.9K to 6.81K(SD034681180) Change PC151、PC152 from 0.1U to 0.22U(SE095224K80)	2009 06/02	EVT2
19	Sense from VTTP and CPU both	Sense from VTTP and CPU both	0.2	53	Change PR197 from 68.1K to 60.4K(SD034604280) Change PR135 from 2.37K to 4.02K(SD034402180)	2009 06/02	EVT2
20	Tune OCP to 16.47A(min) & ripple noise	Tune OCP to 16.47A(min) & ripple noise	0.2	53	Change PR139 to +1.1VS_VTTP Add PR160 to VTT_SENSE	2009 06/03	EVT2
21	Tune Output Voltage to 1.15V(max) for batter performance by HW request	Tune Output Voltage to 1.15V(max) for batter performance by HW request	0.3	50	Change PR95 from 13.7K to 15.8K(SD034158280) Add PC136	2009 06/08	EVT2
22	Tune CPU transient	Tune CPU transient	0.3	55	Change PR196 from 9.76K to 7.32K(SD034732180) Change PR297 from 0 to 10(SD028100A80)	2009 06/17	EVT3
23			0.3	56	Change PC179 from 47nF to 68nF(SE026683K80)	2009 06/17	EVT3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401762	Rev	C	Date	Tuesday, August 18, 2009
Sheet	57	of	60		

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
24	BQ24751A has very low rate crack	Enable BQ24751A voltage clamp protection	0.3	48	Enable PD8、PD9、PC35、PQ15、PR57、PR158 Change PR56 from 0 to 150(SD014150080)	2009 06/25	EVT3
25	To prevent +3VALW/+5VALW can't boot up when and VREG5 capacitor has big different	To prevent +3VALW/+5VALW can't boot up when VREG3 and VREG5 capacitor has big different	0.3	49	Change PC57 from 0.22U to 1U(SE080105K80)	2009 06/25	EVT3
26	Cost Down	Cost Down	0.4		Change PL5 from Molding to Coil(SH000008N80) Change PL8 from Modling to Coil 1.8uH(SH000008U8)	2009 07/02	PVT
27	Dividing equally GPU output voltage from 0.9V to 1.15V by HW request	Dividing equally GPU output voltage from 0.9V to 1.15V by HW request	0.4	55	Change PR195 from 31.6K to 18.7K(SD034187280) Change PR196 from 7.32K to 9.53K(SD034953180) Change PR197 from 60.4K to 39.2K(SD034392280) Change PC32 from 0.1U to 0.22U(SE000005Z80) Add PR161 as 4.7K(SD001470B80) Change PR56 from 150 to 1K(SD013100180) Add PC36 as 1000P(SD074102K80)	2009 07/03	PVT
28	BQ24751A has very low rate crack	To prevent PVCC has spike voltage	0.4	48	Change PC30 from 0.01uF to 0.022uF(SE075223K80) Disable PD8、PD9、PQ15、PC35、PR57、PR158	2009 07/09	PVT
29	To avoid false trigger of current imbalance protection if ISEN caps have wider tolerance	To avoid false trigger of current imbalance protection if ISEN caps have wider tolerance	0.4	56	Change PC167、PC168 AGND net to VSUM-	2009 07/09	PVT
30	Tune VID delay time to about 470uS	To false avoid trigle of OVP/UVP, the normal switch time is 220uS	0.4	55	Change PC151、PC152 from 0.1U to 0.047U(SE076473K80) 4.7n(SE076472K80)	2009 07/09	PVT Change 2009 07/10
31	Cut in EMI solution	Cut in EMI solution	0.4		Change PJ22 jump to PL18 bead(SM010016410) Enable PR133、PR188、PR220、PR252、PC114、PC146、PC153、PC158、PC172、PC184	2009 07/10	PVT
32	Cost Down	Cost Down	0.4	53	Change PQ35 from AO4456 to AO6704L(SE000001I900) Delete PQ36	2009 07/10	PVT
33	Vendor production phase out	Vendor production phase out	0.4		Change PC116、PC130、PC145 from SGA00002380 to SGA00002U00	2009 07/10	PVT
34	Adjust OCP from ~52A to ~60A	Adjust OCP from ~52A to ~60A	0.4	56	Change PR239 from 2.61K to 3.01K(SD034301I80) Change PR246 from 8.25K to 9.53K(SD034953180) Change PR256 from 1.1K to 1.27K(SD034127180)	2009 07/21	PVT
35	Cost Down	Cost Down	0.5	56	Change PH6 from 0603 to 0402(SL200000W00) Change PH1、PH2 from 0603 to 0402(SL200000V00) Change PH3 from 0603 to 0402(SL200001100)	2009 08/06	Pre-MP
36	HW request	HW request	0.5	56	Change PR108、PR110 from 1K to 100K(SD034100380)	2009 08/06	Pre-MP
37	HW request	For Intel S3 POWER reduce	0.5	53	Add PR162 4.53K(SD034453180) Change PR130 from 1K to 2.26K(SD034226180)	2009 08/10	Pre-MP

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SHEMATIC,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Date:	Tuesday, August 18, 2009
				Sheet	58 of 60

## A1--> A2 Change List

2009/05/26

Page 33 SWAP HDD SATA\_DTX\_C\_PRX\_N1/P1  
Page 38 Del DPIO42 (GFX\_CORE\_PWRGD) and ADD ME\_EN in GPIO42 to PCH GPIO33 (For enable ME to entry manufactruing mode )  
Page 12/37 Del PCH\_SATA2\_CE# and change PCH\_SATA1\_CE# for Esata redriver IC enable singal

2009/06/02

Page 30 Reverse JLVDS1 pin 36 and pin 37  
Page 39 Reverse JKBL pin defined  
Page 12 colay Relatek CLK Gen  
Page 39 Follow EMI request,add R486 and C9...  
Page 24 switch the net name EC\_SMB\_DA2 and EC\_SMB\_CK2

2009/06/03

Page 40 add R490,R491,R493 and R494 for LED brightness  
Page 38 change EC pin 75 from GFX\_CORE\_PWRGD to ME\_EN

2009/06/04

change Y1,Y3,Y4,Y10,X1 crystal PCB footprint  
Page 45 change R462 to 22k  
Page 15 change R315 to 100k

## A2--> A3 Change List

2009/06/25

Page 14 R305 pull high to +3VS\_Delay  
Page 15,24,38 Add ACIN\_BUF for PCH/VGA  
Page 24 Un-pop R177 (No use external Vbios ROM)  
change R28 to 510K (for VGA Power on sequence )  
Page 5,6,7,44 Reserve INTEL Capella new design schematic  
Page 24 SWAP Q57,Q58,Q62 Pin1 and PIN3,  
change Q62 to UMA0  
Page 38 change PWR\_SUSP\_LED to U38.84  
Page 36,38,39 combine LED fuction to BT\_ON#  
Page 39 SWAP JP9  
Page 40 Add discharge schematic for VGA\_ON

## A3-->C Change List

2009/07/06

Page 32 Switch the U57 Pin 27 and Pin 49 (IGPU\_SELECT# and DGPU\_SELECT#)

2009/07/08

Page 24 Add R833,for short +3VS to +3VS\_DELAY  
Page 25 Add R116 and R225 for Boradway MVREFDA/B and MVREFSA/B  
Page 25 Add C473,C474,R265 and R327 for Boradway CLKTESTA/B  
Page 27 Add R770 and R771  
Page 32 Add R768,R769,R767,R786,R772 and Delete Q62,R793 to verify HDMI HPD  
Page 18 Add R333 to pull down GPIO37 and change R293 to UMA0

2009/07/10

change 4.7u 0805 to 4.7u 0603  
Page 14 Add R104,R793,R342 and R341 for PEG CLKREQ#  
Page 38 update Board ID to 0.4 R364=100K,R365=56K

2009/07/13

Page 25 add R343,R344,R361,R498,R499 and R500 for broadway  
Page 7 update 470uF to 330uF(C232, C186, C711, C221, C259 and C196 )  
Page 39 Update R5 and R6 package from 0402 to 0603...  
Page 24 add Q76,C476 and R795 for +3VS\_DELAY  
Page 24 Switch Q9 and change the +3VS to +3VS\_DELAY

## C-->Pre-MP Change List

2009/07/17

Page 42 switch MIC1\_LFE\_L and MIC1\_CEN\_R

2009/07/28

Page 39 Add Q62 to replace D11  
Page 25 Add R502 and R504

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Customer	401762	C			
Date:	Tuesday, August 18, 2009	Sheet	59	of	60


# COMPAL CONFIDENTIAL

MODEL NAME: KBLA0 Power Sequence Block Diagram

PCB NAME: LA4811P

REVISION:

DATE: 2008/12/04



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Date:	Tuesday, August 18, 2009
				Sheet	60 of 60