


VER : 1A

# ZQ9 SYSTEM BLOCK DIAGRAM

BOM P/N	Description



**BOM Option Table**

Reference	Description
IV@	for UMA only SKU
EV@	for Discrete Graphic only SKU
VRAM@	for different VRAM parts
*	do not stuff

<b>ISL88731A</b> Battery Charger P36	<b>UP6111AQDD</b> +1.05V P39	<b>ISL62881HRZ-T</b> +VGF_X_AXG P41
<b>RT8206B</b> 3V/5V P37	<b>RT8207A</b> +1.5V_SUS P40	<b>HPA00835RTER</b> +1.8V P43
<b>ADP3212</b> CPU core P38	<b>MAX8792ETD+T</b> +VGPU_CORE P42	<b>Discharger</b> P43
<b>RT9018A</b> +1V P44		<b>Thermal Protection</b> P44


**Quanta Computer Inc.**  
PROJECT : ZQ9

Block Diagram


Date: Tuesday, June 22, 2010 Sheet 1 of 45

Rev 1A

### GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




### GPU PWR CTRL Option 2 (VDDR3 after VDDC)




### Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

### Thermal Follow Chart






### CPU\_CLK select





	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

### SMBus



### CLK Enable










**Quanta Computer Inc.**  
PROJECT : ZQ9

Size	Document Number	Rev
	<b>Clock Generator</b>	1A
Date:	Tuesday, June 22, 2010	Sheet 3 of 45


DPLL\_REF\_SSCLK and DPLL\_REF\_SSCCLK can be connected to GND on Arrandale directly if motherboard only supports discrete graphics. If motherboard supports integrated graphics but without eDP, these pins can also be connected to GND directly.



<The GFX\_IMON, FDI\_FSXNCT[0], FDI\_FSXNCT[1], FDI\_LSYNCT[0], FDI\_LSYNCT[1], FDI\_LSYNCT[1], and FDI\_INT>Note that if these signals are left as no connect, there are no functional impacts, but a small amount of power (~15 mW) maybe wasted.



# AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





Channel A DQ[15,32,48,54], DM[5]  
Requires minimum 12mils spacing  
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]  
Requires minimum 12mils spacing  
with all other signals, including data signals.







CPU Core Power U22F

5/27 cost down  
**ARD:48A**  
**CFD:52A**  
 +VCC\_CORE
















1.1V RAIL POWER  
 CPU CORE SUPPLY  
 CPU VIDS  
 SENSE LINES

VTT Rail Values are  
 Auburndale VTT=1.05V  
 Clarkfield VTT=1.1V



AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)




AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

HFM\_VID : Max 1.4V  
 LFM\_VID : Min 0.65V

**Quanta Computer Inc.**  
**PROJECT : ZQ9**  
 Size Document Number  
**AUBURND 3/4 (PWR)**  
 Date: Tuesday, Jun 22, 2010 Sheet 6 of 45


# AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

# AUBURNDALE/CLARKSFIELD PROCESSOR ( RESERVED, CFG)



## Processor Strapping

	1	0	DEFAULT	
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1	
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1	
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1	



**Quanta Computer Inc.**  
PROJECT : ZR7B



Size	Document Number	Rev
AUBURND 4/4		1A
Date: Tuesday, June 22, 2010		Sheet 7 of 45

# IBEX PEAK-M (DMI, FDI, GPIO)


AC-coupling CAP place close to PCH

0-ohm resistor place close to PCH


# IBEX PEAK-M (LVDS, DDI)



## PCH Pull-high/low



## System PWR\_OK



**Quanta Computer Inc.**  
PROJECT : ZQ9


Size	Document Number	Rev	1A
IBEX PEAK-M 1/6		Date:	Tuesday, June 22, 2010
Sheet		8	of 45









# IBEX PEAK-M (GPIO, VSS\_NCTF, RSVD)




dGPU\_PWR\_EN# should be stable before dGPU\_VRON enable

SML1ALERT# R524 Short 4  
EC suggestion use GPIO49 for FAN control

SATA5GP / GPIO49 / TEMP\_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose









SV\_SET\_UP 1-X High = Strong (Default)



5/18 separate for 14" & 15"




BOARD_ID0	High = 15"
	Low = 14"
RSV_GPIO8	High = Disable
	Low = Enable

**IBEX PEAK-M (POWER)**






**HDA\_SYNC (PCH strap pin)**  
 Internal weak pull-down  
 VCCV RM = +1.8V (default)  
 external pull-up  
 VCCV RM = +1.5V

3.3 V. This rail should be powered during S9 system state.  
 Note that Thermal Sensor shares the same power supply rail with DAC.  
 The external filters on this pin are not needed in case internal graphic is disabled so only 3.3V connection is required.



**POWER**





PROJECT : ZQ9

IBEX PEAK-M/S/6




Date: Tuesday, June 22, 2010 Sheet 12 of 45




# IBEX PEAK-M (GND)




**Quanta Computer Inc.**  
PROJECT : ZQ9

Size	Document Number	Rev
Date: Tuesday, June 22, 2010	<b>IBEX PEAK-M 6/6</b>	<b>1A</b>
Sheet	13	of 45






**Quanta Computer Inc.**  
**PROJECT : ZQ9**





Size	Document Number	Rev
	<b>DDRIII SO-DIMM-1</b>	<b>1A</b>
Date:	Tuesday, June 22, 2010	Sheet 15 of 45

# GPU\_1(VGA)

U15A

0518 SWAP PCIE for VGA side

0518 SWAP PCIE for VGA side



For Broadway, Madison and Park the PWRGOOD ball must be connected to ground

R52 → EV@10K 4

**CALIBRATION**



For M97, Broadway, Madison and Park PCIE\_VDDC is 1.0V

Madison	AJ007720T02
Park	AJ077400T08

**Quanta Computer Inc.**  
**PROJECT : ZQ9**  
 Size Document Number Rev 1A  
**Madison/Park M2-PCIE I/F**  
 Date: Tuesday, June 22, 2010 Sheet 16 of 45




GPU\_2(VGA)

GPU Power-on sequence

- 1 => MAINON
- 2 => +VGPU\_CORE
- 3 => +1V
- 4 => +1.5V\_GPU
- 5 => +1.8V\_GPU
- 6 => GPU\_RST#

1.8V GPIO

3.3V GPIO



NC on Park

NC on Park

Channel D N.C for Park-M2

EV@Park\_M2

DAC2 will be NC on future ASIC

HDMI

DDC AUX4 NC for Park\_M2


LVDS

CRT

DDC AUX7 NC for Park\_M2



For DDR3, MVDDQ = 1.5V (7.5A)





BIF\_VDDC should be connected to VDDC if BACO feature not used.  
For BACO, refer to the databook

Pin different between Broadway and Madison


Pin	Broadway	Madison
N27	VDDC	BIF_VDDC
AL31	TS_A	NC_TS_A
AL21	GND	PX_EN


GPU +3V power



PowerXpress control signal for Madison and Park only  
If not used, can be disconnected.  
PX\_EN = LOW, turn on the regulators  
PX\_EN = HIGH, turn off the regulators  
An output low '0V' will turn the regulators ON. PX\_EN outputs low (0V) by default.  
If this signal is unused, it can be NC (not connected) or connected to ground.

# GPU\_5(VGA)






**Quanta Computer Inc.**  
PROJECT : ZQ9

Size	Document Number	Rev
	<b>&lt;Doc&gt;</b>	1A
Date:	Tuesday, June 22, 2010	Sheet 20 of 45

**PIN STRAPS(VGA)**



Size of the primary memory apertures	GPIO[13:11]
128 MB	000
256MB	001
64 MB	010
32 MB	011
More than 512 MB	Not Supported

CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0	
ROMIDCFG[2:0]	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	001	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIe DEVICE AS 2.5GT/S CAPABLE 1 = PCIe DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

**EEPROM(VGA) 5/17 delete EEPROM**



**DDR3 Memory Aperture size(GPU)**

DDR3 Memory size					
Vendor	Vendor P/N	STN B/S P/N	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix			1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1	0	0
	H5TQ2G63BFR-12C	AKD5MGGTW03 (128M*16)	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500 (128m*16)	0	0	1
AMD	23EY2387MA12-SZ	AKD5LGGT700	0	1	0

**Thermal Sensor(VGA)**

Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16









RAM\_STRAP2 SET DDR3 Vendor  
RAM\_STRAP[1:0] SET SIZE.

**Quanta Computer Inc.**  
PROJECT : ZQ9

Size Document Number Strip/Thermal Rev 1A  
Date: Tuesday, June 22, 2010 Sheet 21 of 45


# CHANNEL B: 512MB DDR3 (16\*64M\*4pcs)

Park, M92M Use Channel B Memory Interface Only




# CRT Switch

IV@ 0\_ohm Resistor place close to Joint-Point





# CRT



# LVDS


# LVDS

0\_ohm Resistor place close to Joint-Point




Lid Switch (Hall sensor)

# LCD Power




# Backlight Control




# I@ HDMI LEVEL SHIFTER


IV@  
EV@



# SW@HDMI-detect




# I2C




AC-coupling CAP place close to HDMI-connector

# Switchable Graphic HDMI source


From GPU



# EMI




# HDMI connector







# Giga-LAN BCM57780



## LAN POWER



## EEPROM





EEPROM Strapping

EEPROM Type	EECLK	EEDATA
24LC02	1	1
Internal	1	0

A version Still mount the EEPROM

# TRANSFORMER





# MINI-CARD WLAN(MPC)

+3.3V: 1000mA  
 +3.3Vaux: 330mA  
 +1.5V: 500mA


Debug

Check LED signal. (active high or low)

H=7.0mm  
 LTS AAA-PCI-046-K01




5/13 change to 6.3V



Debug


6/9 stuff all for debug



		<b>Quanta Computer Inc.</b> PROJECT : ZQ9	
		Size: _____ Document Number: _____ Date: Tuesday, June 22, 2010	MINI PCI-E card/TV Sheet 27 of 45


# MAIN SATA HDD

5/13 update the P/N and F/P




5/27 cost down

# EE RETURN-PATH CAPACITORS




5/25 reserve for EMI

# ODD (SATA)



5/2 cost down

5/26 change the footprint









**Quanta Computer Inc.**  
PROJECT : ZQ9


Size	Document Number	Rev
	<b>SATA-HDD/ODD/USB-ESATA</b>	1A
Date:	Tuesday, June 22, 2010	Sheet 28 of 45

**Codec(ADO)**


**HP**

**MUTE(AMP)**







### Internal Speaker



### HP/SPDIF




 <b>Quanta Computer Inc.</b> PROJECT : ZQ9		Rev 1A
Date: Tuesday, June 22, 2010		Sheet 30 of 45


# CARD READER Controller

# 2 IN 1 CARD READER (SD/MMC)



Clock input selection  
 '1' for 48MHz input [Default, Internal PU]  
 '0' for 12MHz input



Main	DFHS11FR011
Second	DFHS11FR033



5/10 Del R40001  
 5/10 change Card Redaer conn  
 footprint sdcard-sdsn09-08-xa-11p-smt



5/10 Modify

CTRL0, CTRL1 trace length shorter, and surround with GND.






SD write protect  
 1:decided by SDWP[Default]  
 0:letting SD always write-able


**PROJECT : ZQ5**  
**Quanta Computer Inc.**

Size	Document Number <b>AU6433 CardReader</b>	Rev 1A
Date:	Tuesday, June 22, 2010	Sheet 31 of 43

# LED

5/13 Delete CAP & NUM LED




 <b>Quanta Computer Inc.</b> <b>PROJECT : ZQ9</b>		Size	Document Number	Rev
				1A
Date: Tuesday, June 22, 2010		Sheet 32 of 45		









# EC(KBC)




# I/O ADDRESS SETTING(KBC)



# SM BUS PU(KBC)




# SPI FLASH(KBC)



1/13 Confirm by vendor mail :  
 If the Southbridge enables "Long Wait Abort" by default, the flash device should be 50MHz (or faster)


# HWPG(KBC)




# SM BUS ARRANGEMENT TABLE


SM Bus	Component
SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	GPU-I2C
SM Bus 4	N/A

# POWER-ON Switch(KBC)





# INTERNAL KEYBOARD STRIP SET(KBC)






Add ESD diode base on EC FAE suggestion

 <b>Quanta Computer Inc.</b> <b>PROJECT : ZQ9</b>		Rev	1A
		Document Number	Charger(ISL88731A)
Date:	Tuesday, June 22, 2010	Sheet	36 of 9



**OCP: 6.5A**  
 $L(\text{ripple current}) = (9-5) * 5 / (2.2u * 0.4m * 9) = 2.525A$   
 $I_{ocp} = 6.5 - (2.525 / 2) = 5.24A$   
 $V_{th} = 5.24A * 14.2m\Omega = 0.074V$   
 $R(I_{lim}) = (0.07437V * 10) / 5uA = 148.74K$   
 $I_{peak}(\text{choke}) = 10.687A$


**OCP: 9A**  
 $L(\text{ripple current}) = (9-3.3) * 3.3 / (2.2u * 0.5m * 9) = 1.9A$   
 $I_{ocp} = 9 - (1.9 / 2) = 8.05A$   
 $V_{th} = 8.05A * 14.2m\Omega = 114.31mV$   
 $R(I_{lim}) = (114.31mV * 10) / 5uA = 228.62K$   
 $I_{peak}(\text{choke}) = 11.479A$



**Quanta Computer Inc.**  
**PROJECT : ZQ9**


Size	Document Number	Rev
	<b>SYSTEM 5V/3V (RT8206)</b>	1A
Date: Tuesday, June 22, 2010		Sheet 37 of 9

VID 1.2875V




**+VCC\_CORE**  
 Continue current:36A  
 Peak current:48A  
 OCP minimum 55A  
 Loadline=1.9mV/A (IMVP 6.5)  
 Rilm=1.69K

Peak :40A ; OCP:53A (1.69K/F\_4)  
 Peak :48A ; OCP:55A (1.74K/F\_4)

 <b>Quanta Computer Inc.</b> PROJECT : ZQ9		Rev 1A
Size	Date: Tuesday, June 22, 2010	Sheet 38 of 9

[ PWM ]



$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$


$$Frequency = Vout / (Vin * TON)$$


$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$

AO1718  $R_{dson} = 3 \sim 4.3m\Omega$   
 $I(\text{ripple current}) = (19 - 1.05) * 1.05 / (0.56u * 272k * 19) \sim 6.512A$

$RILIM = 2.15m\Omega * 23 - 3.256 / 20uA = 2.122K\Omega$   
 $I(\text{choke})_{peak} = 29.512A$




 <b>Quanta Computer Inc.</b> PROJECT : ZQ9		Size	Document Number	Rev	
		+VTT (UP6111A)		1A	
Date:	Tuesday, June 22, 2010	Sheet	39	of	9









OCP=1.5A  
12A

5/12 change


5/9 preserved

6/14 Remove JP3, T38, T37

6/14 Remove JP4, T40, T39

Frequency(PR220=200K) 300K

AMD Park VID Table		
GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.12V
1	0	1.05V
0	1	0.95V
1	1	0.9V



**Quanta Computer Inc.**  
PROJECT : ZQ9

Size	Document Number	Rev
	<b>GPU CORE(MAX8792)</b>	1A
Date:	Tuesday, June 22, 2010	Sheet 42 of 9





