


# C-Note 2 Block Diagram

01204-3

For C2 SOVP

C3 DV

Final version




PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	GND
L6:	POWER
L7:	Signal 4(weak)
L8:	Signal 5
L9:	GND
L10:	Signal 6

DC/DC&CHARGER Switching Power MAX1631/MAX1772	
INPUTS	OUTPUTS
DCBATOUT	LAN+3VAUX
	UBAY+5V
	+3VSUS
	+5VSUS
	+3VRUN
	+5VRUN
AD+	BT+
	33, 36

CPU DC/DC Switching Power MAX1718/MAX1714	
INPUTS	OUTPUTS
DCBATOUT	+VCC_CORE
	+VCCT
	31, 32

OTHER DC/DC MAX1644/MAX1792	
INPUTS	OUTPUTS
+3.3VRUN	+1.8VRUN
+3.3VRUN	+1.5VRUN
	32



**Acer** Incorporated  
 21F, 88, Sec. 1, Hsin Tai Wu Rd.,  
 Hsichih, Taipei Hsien 221,  
 Taiwan, R.O.C.

Title: **Block Diagram**

Size: A3 Document Number: **C-Note 2** Rev: -3

Date: Friday, January 11, 2002 Sheet 1 of 37

01. BLOCK DIAGRAM
02. TABLE OF CONTENT
03. CLOCK GENERATOR
04. CPU
05. CPU CONFIGURATION
06. ITP/Thermal/Fan Control/RFID
07. GMCH (1/3)
08. GMCH (2/3)
09. GMCH (3/3)
10. SO-DIMM
11. VCH
12. TV Encoder
13. CRT CONN
14. LCD/Inverter CONN
15. ICH3-M (1/3)
16. ICH3-M (2/3)
17. ICH3-M (3/3)
18. HDD & ULTRA BAY
19. LAN
20. PCMCIA Controller OZ6912
21. 1394 TSB43AA22
22. Mini PCI SOCKET & MDC
23. USB I/F & BLUETOOTH
24. AC'97 CODEC-ALC200
25. OP AMP & PHONE JACK
26. FIRMWARE HUB
27. KBC-M38859
28. SIO-PC87392
29. Printer Port
30. PORT-REPLICATOR
31. CPU CORE
32. CPU I/O/1.5V/1.8V/1.2V
33. 3V/5V DC/DC
34. PWR PLANE & RESET LOGIC
35. CHARGER uP-MC68HC908SR
36. CHARGER CONTROLLER-MAX1772
37. SPARE Logic/TEST POINT

CG\_\* : CPU GTL+  
 CC\_\* : CPU CMOS  
 M\_\* : MEMORY BUS  
 G\_\* : AGP BUS  
 P\_\* : PCI BUS  
 HL\_\* : HUB LINK I/F  
 LPC\_\* : LPC I/F  
 ICH\_AC\_\* : AC'97 LINK I/F  
 IDE\_\* : IDE BUS

### Cu-T & Tualatin SPEC Summary

July 3 '01

	Early Samples/ES	QS/ Production								
<b>Tualatin</b>	VCC = 1.50V (perf mode)/ 1.15V (batt mode)  VCCT = 1.3V (min), 1.365V (max)  <table border="1"> <tr> <td>R143</td> <td>R142</td> </tr> <tr> <td>16K5R3F</td> <td>49K9R3F</td> </tr> </table> Tj (min) = 10C	R143	R142	16K5R3F	49K9R3F	VCC = 1.40V (perf mode)/ 1.15V (batt mode) ICC,MAX = 13.71A  VCCDPRSLP=0.85V ICC,DSLSP=2.09A  VCCT = 1.25V +/- 5% (static) +/- 9% (transient)  <table border="1"> <tr> <td>R143</td> <td>R142</td> </tr> <tr> <td>2D49KR3</td> <td>10KR3F</td> </tr> </table> ICC = 2.7A Tj (min) = 0C	R143	R142	2D49KR3	10KR3F
R143	R142									
16K5R3F	49K9R3F									
R143	R142									
2D49KR3	10KR3F									
<b>Cu-T</b>	VCC = 1.7V (perf Mode)/ 1.35V (Batt Mode)  VCCT = 1.2V +/- 5% Functional at : VCCT = 1.3V (min), 1.365 (max)	VCC = 1.7V (perf Mode)/ 1.35V (Batt Mode)  VCCT = 1.25V +/- 5% (static) +/- 9% (transient)								
<b>GMCH</b>	VCC/VTT = 1.2V +/- 5% Functional at : VCC/VTT = 1.3V (min), 1.365V (max)	VCC/ VTT = 1.25V +/- 5%								

### MAX1718 Voltage Setting

D4	D3	D2	D1	D0	Vout (V)
0	0	0	0	0	1.75
0	0	0	0	1	1.70
0	0	0	1	0	1.65
0	0	0	1	1	1.60
0	0	1	0	0	1.55
0	0	1	0	1	1.50
0	0	1	1	0	1.45
0	0	1	1	1	1.40
0	1	0	0	0	1.35
0	1	0	0	1	1.30
0	1	0	1	0	1.25
0	1	0	1	1	1.20
0	1	1	0	0	1.15
0	1	1	0	1	1.10
0	1	1	1	0	1.05
0	1	1	1	1	1.00

Perf for Cu-T


Perf for Tualatin

Batt for Cu-T

Batt for Tualatin


S1	S0	Vout (V)
GND	GND	0.975
GND	REF	0.950
GND	Float	0.925
GND	VCC	0.900
REF	GND	0.875
REF	REF	0.850
REF	Float	0.825
REF	VCC	0.800
Float	GND	0.775
Float	REF	0.750
Float	Float	0.725
Float	VCC	0.700
VCC	GND	0.675
VCC	REF	0.650
VCC	Float	0.625
VCC	VCC	0.600

ZMODE	SUS	Vout Determined by:
GND	GND	Logic Level of D0 - D4
VCC	GND	Impedance of D0 - D4
X	VCC	Logic Level of S0, S1




### PCI TABLE

DEVICE	IDSEL	IRQ	REQ# / GNT#
TI 1394	AD19	Auto	REQ2# / GNT2#
MINIPCI SLOT	AD21	C, E	REQ3# / GNT3#
PCMCIA TI1410	AD25	B, D	REQ1# / GNT1#
AGP	AD17 (Int.)	A, B	
LAN	AD24 (Int.)	E	
USB	AD29	A, D, C	
Hub-to-PCI	AD30		
LPC Bridge/ IDE/AC97/ SMBus	AD15		








Layout note:  
Place CPU\_RST# Resistor < 0.1" from CPU

P/N update to 62.10053.061 (BGA479-SKT-2-U)  
7112

CPU SOCKET SECOND SOURCE



AMP : 62.10053.061  
FOXCONN: 62.10055.011

<b>Acer</b>		<b>Acer Incorporated</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>CPU</b>			
File	Document Number	Rev	
A3	C-Note 2	-3	
Date:	Friday, January 11, 2002	Sheet	4 of 37





CPU  
3/4

BGA479-SKT-2-U



CPU  
4/4

BGA479-SKT-2-U



**Decoupling Recommendation**

**C-Note 2 Kenora Ver 0.93**

Power Plane	Location	Capacitor Value	Notes	Capacitor Value	Capacitor Value
VCC_CORE	Underneath balls on solder side	0.22uF * 24	Use 2-3 vias per pad for reduced inductance during layout	0.1uF * 24	0.47uF * 24
	On the peripheral near balls	10uF / 6.3V * 10	Placement should be near processor for all	10uF / 10V * 10	10uF / 6.3V * 10 + 6 * NS
	Bulk Caps			220uF / 2.5V * 7	150uF / 4V * 12 + 2 * NS
VCCT	Place close to processor for all	1uF * 10	Use 2 vias per pad for reduced inductance during layout	0.1uF * 10	1uF * 10 + 2 * NS
	Bulk Caps			220uF / 2.5V * 2	150uF / 4V * 5 + 1 * NS





Almador-M Checklist Ver. 0.93 9/08

**Acer** Incorporated  
21F, 8B, Sec. 1, Hsin Tai Wu Rd.,  
Hsiehlin, Taipei, Hsien 221,  
Taiwan, R.O.C.

Title: **CPU CONFIGURATION**

Size: Custom Document Number: C-Note 2 Rev: -3

Date: Friday, January 11, 2002 Sheet: 5 of 37



<b>Acer</b>		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd. Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>ITP/Thermal/Fan Control/RFID</b>			
Title	Document Number		Rev
Size A3	<b>C-Note 2</b>		-3
Date:	Friday, January 11, 2002	Sheet	6 of 37

PULLUP RESISTOR<1"FROM ITP PORT PINS



AGP_PAR	Pull-up 8.2K to 1.5VRUN	AGP device attached
	Pull-down 2.2K to GND	DVO device attached


DVOA\_CLK# (AG24) -> DVO\_CLKINI (N8)  
DVOA\_CLK (AJ24) -> DVO\_CLKIN0 (M8)  
Almador EDS Rev.0.9 Apr.7

Strapping Option for SW detection of AGP or DVO device

DVOA_D5	0 = DESKTOP 1 = MOBILE	Pull-up 2.2K to V1.5S
DVOA_D6	0 = Dual ended term. 1 = Single ended term.	Pull-up 2.2K to V1.5S
DVOA_D0	0 = 200MHz 1 = 133MHz	Pull-down 2.2K to GND
DVOA_D1	0 : IOQD = 1 1 : IOQD = 8	Pull-down 2.2K to GND

DVOA_D7	0 : Normal mode 1 : Invoking the XOR Chain test mode	
DVOA_D8	0 : Normal mode 1 : Tri-stating all GMCH outputs when ICH3-M is in XOR Chain mode.	

Per Intel GMCH EDS Rev0.7 12/22/2K



Add pull-ups to +1.5VRUN on  
G\_FRAME#, G\_IRDY#,  
G\_TRDY#, G\_DEVSEL#  
in SVT planar  
Almador checklist v0.93 9/08


9/13 per Intel  
DVO port of GMCH is  
+1.5V Power plane  
DVO port of VCH is  
+1.8V Power plane

Pull-up required  
for ext. AGP GFX  
and int. DVO GFX


Connect pin AE20, G24(VSSA\_DPLL[0,1]) to  
the respective decoupling caps of pin  
AC20, F25(VCCA\_DPLL[0,1])

DVO_INTR#	Pull-up 100K to 1.5VRUN	
DVO_FIELD	Pull-down 100K to GND	Pull-up/down required if DVOA not implemented.
DVO_CLKIN	Pull-up 100K to 1.5VRUN	

DDC1CLK	Pull-up 2.2K to +5VRUN	Non-5V tolerant, Q-Switch required for 5V support
DDC1DAT	Pull-up 10K to +5VRUN	
I2CCLK	Pull-up 10K to +3VRUN	









**Decoupling Recommendation**

			C-Note 2	Kenora Ver 0.93
V1.2S_GMCH	Decoupling Caps	0.1uF * 10	Distribute as close as possible to GMCH-M processor Quadrant	0.1uF * 20
	Bulk Caps	10uF * 1		150uF / 4V * 5 + 1 * NS
V1.2S_GMCHCORE	Decoupling Caps	68pF * 1	Close to VDD_LM, near pins AE15 and AE16 on Almador	68pF * 1
	Bulk Caps	10uF * 10		220uF / 2.5V * 2
V1.5S_GMCH	Decoupling Caps	0.1uF * 9	Distribute as close as possible to GMCH-M AGP/DVO Quadrant	0.1uF * 11
	Bulk Caps	82pF * 4		0.01uF * 3
V1.8S_GMCH	Decoupling Caps	0.1uF * 4 + 2	Distribute as close as possible to GMCH-M Local Memory Quadrant. Additional 4* 0.1uF shall be distributed as close as possible to VCCPCMOS_LM	0.1uF * 6
	Bulk Caps	82pF * 2		82pF * 2
V3_GMCH	Decoupling Caps	0.1uF * 12 + 2	Distribute as close as possible to GMCH-M System Memory Quadrant. Additional 4* 0.1uF shall be distributed as close as possible to IO Quadrant	0.1uF * 20+2
	Bulk Caps	82pF * 4		22uF / 10V * 1







**SYSTEM MEMORY REF 0.55V**



(Normal Type)

(Reverse Type)


- 7 M\_RMA[0..12]
- 7 M\_MD[0..63]
- 7 M\_CS#0[..3]
- 7 M\_DOM[0..7]
- 7 M\_CKE[0..3]
- 7 M\_RCAS#
- 7 M\_RRAS#
- 7 M\_RBA0
- 7 M\_RBA1
- 7 M\_RBMWE#



SDRAM clock AC terminations change from 33 Ohm 22p to 56 Ohm 10p.

12/14/00

		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		<b>SO-DIMM</b>	
Title	Document Number	Rev	
Size	Customer	C-Note 2	
Date:	Friday, January 11, 2002	Sheet	10 of 37




**Strapping Options**

GPIO[5:2]	10 - 4.7K Ohm	Can be used for panel ID select. Default state is GPI w/ int. weak pull down.
GPIO6	10 - 4.7K Ohm	For normal VCH operation pin has to be read as low. Default state is GPI w/ int. weak pull down.
GPIO[8:7]	10 - 4.7K Ohm	Used for GMBus base address select. Default state is GPI w/ int. weak pull down.

Almador checklist ver.0.93

		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>VCH</b>			
Size: A3	Document Number:	Rev: -3	
C-Note 2			
Date: Friday, January 11, 2002	Sheet: 11	of 37	





**CH7011 Address:**

0X75	AS pull-up (int. pull-up)
0X76	AS pull-down

**Power up default:**

NTSC	GPIO0 pull-up (int. pull-up)
PAL	GPIO0 pull-down

# CRT I/F & CONN




### Layout Note:


- \* Must be a ground return path between this ground and the ground on the VGA connector.
- \* 37.4 1% resistors must be placed at the same place as the RGB 75 Ohm pull-down resistors.

Pi-filter & 75 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


RDDP 1.0



### Hsync & Vsync level shift







### DDC\_CLK & DATA level shift



**Acer** Acer Incorporated  
21F, 88, Sec. 1, Hsin Tai Wu Rd.  
Hsichih, Taipei Hsien 221.  
Taiwan, R.O.C.

Title			CRT Connector		
Size	Document Number		Rev		
Custom			C-Note 2		-3
Date:	Friday, January 11, 2002	Sheet	13	of	37





## ICH3-M

### PART A













# HDD CONN




# UltraBay CONN



## Nest Charging Support




## UltraBay Switch



## UBAYFDD-DRV0 DOCKFDD-DRV1

**Acer** Incorporated  
 2/F, 88, Sec. 1, Hsin Tai Wu Rd.  
 Hsichih, Taipei Hsien 221.  
 Taiwan, R.O.C.



LAN\_CLK: 50MHz for 100 BASE-T  
5MHz for 10 BASE-T

\* Place R454, R468 as close to 82562 as possible.  
\* Optional Cap: value 6pF - 12pF if needed for magnetics



For Modem Cable from MDC


P/N update to 22.10177.501  
11/12

Crystal away from Magnetics.

ADV10 has its own internal pull-down resistor.

Symbol is 82562EM,  
Cnote 2 use it to replace 82562ET





www.ky-thuvinh.com


**Acer** Acer Incorporated  
 2/F, 88, Sec. 1, Hsin Tai Wu Rd.  
 Hsichih, Taipei Hsien 221,  
 Taiwan, R.O.C.

Title: **PCMCIA Controler-TI 1410**

Size: A3 Document Number: C-Note 2 Rev: -3

Date: Friday, January 11, 2002 Sheet: 20 of 37


# Integrated OHCI PHY/Link Layer Controller



1394 CONNECTOR SECOND SOURCE

AMP : 62.10027.121  
FOXCONN: 62.10027.081

	TSB43AB21	TSB43AB22
Pin 121	NC	1uF
Pin 122	NC	GND
Pin 125	NC	GND

**Acer**  Acer Incorporated  
21F, 88, Sec. 1, Hsin Tai Wu Rd.  
Hsichih, Taipei Hsien 221.  
Taiwan, R.O.C.

Title: **1394 TSB43AB21/TSB43AB22**


Size: A3	Document Number:	Rev: -3
----------	------------------	---------

Date: Friday, January 11, 2002 Sheet 21 of 37

**C-Note 2**

# MiniPCI Socket

20.F0222.124 4/18





MINI-PCI CONNECTOR SECOND SOURCE


STECH : 20.F0222.124  
AMP : 62.10034.031

		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd. Hsichih, Taipei Hsien 221. Taiwan, R.O.C.
Title		
<b>Mini PCI SOCKET &amp; MDC MODEM</b>		
Size	Document Number	Rev
A3	<b>C-Note 2</b>	-3
Date:	Friday, January 11, 2002	Sheet 22 of 37

# CDC Connector



# USB PORT




<b>Acer</b>		Acer Incorporated 21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>BLUETOOTH MODULE</b>			
Title			
Size	Document Number	Rev	
A3	C-Note 2	-3	
Date:	Friday, January 11, 2002	Sheet	23 of 37






# AUDIO VREF GENERATE




# EXT. MICROPHONE IN




for PC99 required:  
Pin 3 --2V 0.8mA, 5.5V 0mA


# Microphone Jack





# Headphone Jack




# AUDIO OP AMPLIFIER



Unused FGPI pins must not be float





TOP VIEW



(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD








Boot Device must have ID[3:0] = 0000  
Has internal pull-down resistors  
All may be left floated  
FPET7 Elec. P3-46

FIRMWAREHUB SECONDSOURCE



SST : 72.49004.B09  
STM : 72.50040.009

Part Number Change to  
72.49004.B09











Place CAPS close to CONN **Printer Port**



Change Part Number to 20.B0028.025 (AMP-CON25)  
07/08




**RS232 Transceiver**

RS232 SECOND SOURCE


MAXIM:74.03243.0F9  
TI :74.03243.FF9

		<b>Acer Incorporated</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>LPC SIO</b>			
Size	Document Number	Rev	
A3	<b>C-Note 2</b>	-3	
Date:	Friday, January 11, 2002	Sheet	29 of 37


**SERIAL PORT I/F**




**LPT I/F**




**CRT I/F**




**FDD I/F Signal**




**KBC PS/2 I/F**




**USB I/F**



**AUDIO I/F**



**DOCK CONTROL SIGNAL**




Layout 50mil


Layout 50mil

Layout 15mil


Layout 200mil




Plz refer to P.2 for the Setting Difference between Cu-T and Tualatin.



Select CPU Voltage



P/N Change to 64.18035.551



Offset Truth Table

PM DPRSLPVR	CC_DPSLP#	ICH_GMUXSEL	Voffset
1	X	X	0mV
0	0	0	-59mV
0	0	1	-52mV
0	1	0	-29mV
0	1	1	-3mV


**Acer** Incorporated  
 21F, 8B, Sec. 1, Hsin Tai Wu Rd.,  
 Hsichih, Taipei Hsien 221,  
 Taiwan, R.O.C.

Title: **CPU VCORE**



Size: A3 Document Number: **C-Note 2** Rev: -3

Date: Friday, January 11, 2002 Sheet: 31 of 37

## MAX1714 --> +VCCT (CPU\_I/O 1.25V)




## MAX1644 --> 1.8VRUN






To make sure the delta-V between +3VALW & +1.8VALW power plane will not exceed 2V at any time.

## MAX1792 --> 1.5VRUN
















To make sure the delta-V between +3VALW & +1.8VALW power plane will not exceed 2V at any time.





# CHARGER UP




**/BTIN=0 when battery exist , system on & adaptor exist ,  
/BIU=0 when battery exist , system on & adaptor NOT exist**

# DCBATOUT GENERATE CIRCUIT






12/21/01



<b>ACER</b>		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd. Hsueh-shan, Taipei, Hsien 221, Taiwan, R.O.C.	
Title: <b>CHARGER Controller - MAX1772</b>			
Size: Custom	Document Number: C-Note 2	Rev: -3	
Date: Friday, January 11, 2002	Sheet: 36	of	37

# NO USE LOGIC



H22 change from Audio GND to Digital GND to solve FIR noise  
Jan 04 '02

