


ZR7B SYSTEM BLOCK DIAGRAM

| BOM P/N | Description |
|-------------|---|
| 31ZR7MB0000 | ZR7B MB (UMA, BT) W/O CPU |
| 31ZR7MB0010 | ZR7B MB (SG, MADS, SAM, BT, 3G) W/O CPU |




BOM Option Table


| Reference | Description |
|-----------|------------------------------------|
| IV@ | for UMA only SKU |
| SW@ | for Switchable Graphic only SKU |
| MP@ | for Madison & Park different parts |
| VRAM@ | for different VRAM parts |
| 3G@ | for 3G function |
| - | do not stuff |

| | | |
|--|--|---|
| ISL88731A Battery Charger P38 | UP6111AQDD +1.05V P42 | ISL62881HRZ-T +VGFX_AXG P46 |
| RT8206B 3V/5V P39 | RT8207A +1.5V_SUS P43 | TPS54418RTE x2 +1.8V/+1V P47 |
| ISL62882 CPU core P40 | MAX8792ETD+T +VGPU_CORE P44 | Discharger P47 |
| UP6111AQDD +1.1V_VTT P41 | ISL62872 +VGPU_IO P45 | Thermal Protection P48 |

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDC)




Power States


| POWER PLANE | VOLTAGE | DESCRIPTION | CONTROL SIGNAL | ACTIVE IN |
|----------------|-----------------|------------------------------------|----------------|-----------------|
| VIN | +10V~+19V | MAIN POWER | ALWAYS | ALWAYS |
| +VCCRTC | +3V~+3.3V | RTC POWER | ALWAYS | ALWAYS |
| +3VPCU | +3.3V | EC POWER | ALWAYS | ALWAYS |
| +5VPCU | +5V | CHARGE POWER | ALWAYS | ALWAYS |
| +15V | +15V | CHARGE PUMP POWER | ALWAYS | ALWAYS |
| +3V_S5 | +3.3V | LAN/BT/CIR POWER | S5_ON | S0-S5 |
| +5V_S5 | +5V | USB POWER | S5_ON | S0-S5 |
| +5V | +5V | HDD/ODD/Codec/TP/CRT/HDMI POWER | MAINON | S0 |
| +3V | +3.3V | PCH/GPU/Peripheral component POWER | MAINON | S0 |
| +1.5VSUS | +1.5V | CPU/SODIMM CORE POWER | SUSON | S0-S3 |
| +0.75V_DDR_VTT | +0.75V | SODIMM Termination POWER | MAINON | S0 |
| +VGFX_AXG | variation | Internal GPU POWER | GFX_ON | S0 |
| +1.8V | +1.8V | CPU/PCH/Braidwood POWER | MAINON | S0 |
| +1.5V | +1.5V | MINI CARD/NEW CARD POWER | MAINON | S0 |
| +1.1V_VTT | +1.05V or +1.1V | CPU VTT POWER | MAINON | S0 |
| +1.05V | +1.05V | PCH CORE POWER | MAINON | S0 |
| +VCC_CORE | variation | CPU CORE POWER | VRON | S0 |
| LCDVCC | +3.3V | LCD POWER | LVDS_VDDEN | S0 |
| +5V_GPU | +5V | SWITCHABLE PWM IC POWER | dGPU_PWR_EN# | Discrete enable |
| +GPU_CORE | +0.9V~+1.1V | GPU CORE POWER | +3V_D | Discrete enable |
| +GPU_IO | +0.9V~+1.1V | GPU I/O POWER | PG_GPIUQ_EN | Discrete enable |
| +1.5V_GPU | +1.5V | VRAM CORE POWER | PG_1.5V_EN | Discrete enable |
| +1.8V_GPU | +1.8V | GPU_CRE/LVDS/PLL POWER | +1.5V_GPU | Discrete enable |
| +1V | +1V | DP/PEG POWER | PG_1V_EN | Discrete enable |

Thermal Follow Chart






CPU_CLK select





| CPU_SEL | 0 | 1 |
|-------------------------|---|---------------|
| CPU0/1=133MHz (default) | | CPU0/1=100MHz |

SMBus








CLK Enable






Quanta Computer Inc.
PROJECT : ZR7B

| | | |
|-------|------------------------|---------------|
| Size | Document Number | Rev |
| | Clock Generator | 1A |
| Date: | Friday, March 05, 2010 | Sheet 3 of 50 |




AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





Quanta Computer Inc.
PROJECT : ZR7B

| | | |
|-------|------------------------|---------------|
| Size | Document Number | Rev |
| | AUBURND 2/4 | 1A |
| Date: | Friday, March 05, 2010 | Sheet 5 of 50 |

CPU Core Power





US3F



VTT Rail Values are
Auburndale VTT=1.05V
Clarksfield VTT=1.1V

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)


Note:
For Validating IMVP VR R6451 should be STUPF
and R2N1 NO_STUFF

HFM_VID : Max 1.4V
LFM_VID : Min 0.65V

Quanta Computer Inc.
PROJECT : ZR7B
Rev 1A
Date: Friday, March 05, 2010 Sheet 6 of 50

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)



Processor Strapping

| | 1 | 0 | DEFAULT | |
|--|---|--|---------|----------------------|
| CFG0 (PCI-Epress Configuration Select) | Single PEG | Bifurcation enabled | 1 | CFG0 R186 ~3.01K_NC |
| CFG3 (PCI-Epress Static Lane Reversal) | Normal Operation | Lane Numbers Reversed | 1 | CFG3 R169 ~3.01K_F_4 |
| CFG4 (Embedded Display Port Presence) | Disabled; No Physical Display Port attached to Embedded Display Port | Enabled; An external Display port device is connected to the Embedded Display port | 1 | CFG4 R162 ~3.01K |
| | | | | CFG7 R172 ~3.01K_F_4 |


Quanta Computer Inc.
PROJECT : ZR7B

Size Document Number
AUBURND4 4/4


Date: Friday, March 05, 2010 Sheet 7 of 50

Rev 1A

RTC Circuitry




HDA_SYNC (PCH strap pin)
 Internal weak pull-down
 VCCVRM=>+1.8V (default)
 external pull-up
 VCCVRM=>+1.5V




Note:
 SATA port2/3 may not be available on all PCH sku
 (HM55 support 3 port only)

HDA Bus




PCH SPI



PCH Strap Pin Configuration Table-1

| | | | |
|-----------------------|--|---|--|
| INTVRMEN | Integrated 1.05V VRM Enable / Disable | 1 = Integrated VRM is enabled 0 = Integrated VRM is disabled | +VCCRTC R593 330K_6 PCH_INVRMEN |
| SPI_MOSI | TPM Functionality Disable | 1 = Enabled 0 = Disable | +3V R529 1K_4 SPI_SI_R |
| SPKR | Reboot option at power-up | 0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled | +3V R522 1K_4 SPKR |
| HDA_DOCK_EN# / GPIO33 | Flash Descriptor Security Override | 0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled. | PCH_GPIO33 R286 1K_4 R289 1K_4 O+3V |
| GNT0#, GNT1# | Boot BIOS Strap | (0,0) = LPC (0,1) = Reserved NAND (1,0) = PCI (1,1) = SPI | R455 1K_4 R612 1K_4 R287 1K_4 R285 1K_4 O+3V |
| GNT2# / GPIO53 | ESI Strap (Server Only) | ESI compatible mode is for server platforms only | <10,26> PWM_SELECT# R289 1K_4 |
| GNT3# / GPIO55 | Top-Block Swap Override | 0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up) | <10> PCI_GNT3# R528 10K_4 |
| NV_ALE | IntelR Anti-Theft Technology HDD Data Protection (Intel AT-d) Enable | 1 = Enabled 0 = Disabled (Default) | <10> NV_ALE R225 1K_4 O+1.8V |
| NV_CLE | DMI Termination Voltage | DMI termination voltage. Weak internal pull-up. Do not pull low. | <10> NV_CLE R224 1K_4 O+1.8V |
| GPIO8 | Reserved | This signal has a weak internal pull up. NOTE: This signal should not be pulled low | SSV_GPIO8 R302 10K_4 O+3V_SS R295 1K_4 |
| GPIO15 | Reserved | 0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality | CR_WAKE# R266 1K_4 O+3V_SS |
| GPIO27 | On-Die PLL Voltage Regulator <internal weak pull-up> | 0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails. | <11> PCH_GPIO27 R247 10K_4 |




Quanta Computer Inc.
PROJECT : ZR7B
 Size: Document Number: **IBEX PEAK-M 3/6** Rev: 1A
 Date: Friday, March 05, 2010 Sheet: 10 of 50

| | |
|-----------|---|
| BOARD_ID1 | High = Jv41_CP (ZQ1) Low = JM41_CP (ZQ1B) |
| BOARD_ID2 | High = 80port output to LPC Low = 80port output to PCI |
| BOARD_ID3 | High = Reserved Low = Reserved (Default) |


- R559 10K 4 RSV SMBALERT#
- R560 10K 4 RSV SMLALERT#
- R561 10K 4 ICH_SMBCLK
- R562 2.2K 4 ICH_SMBDATA
- R563 2.2K 4 SMB_CLK_MEO
- R564 2.2K 4 SMB_DATA_MEO

IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)




SATA5GP / GPIO49 / TEMP_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose


GPU RST#



GPIO Pull-up/Pull-down



| | |
|-----------|-----------------------------|
| SV_SET_UP | 1-X High = Strong (Default) |
|-----------|-----------------------------|





| | |
|-----------|--------------------------------|
| BOARD_ID0 | High = JV41/JM41 Low = JM51 |
| RSV_GPIO8 | High = Disable Low = Enable |


Quanta Computer Inc.
PROJECT : ZR7B

| | | |
|-------|------------------------|----------------|
| Size | Document Number | Rev |
| | IBEX PEAK-M 4/6 | 1A |
| Date: | Friday, March 05, 2010 | Sheet 11 of 50 |

IBEX PEAK-M (POWER)



VRM enable by strap pin GPIO27
which supply clean 1.05V for
[VCCACLK, VCCAPLEXP, VCCFDIPLL, VCCSATAPLL]





Quanta Computer Inc.


PROJECT : ZR7B

Size: _____ Document Number: **IBEX PEAK-M 5/6** Rev: 1A

Date: Friday, March 05, 2010 Sheet: 12 of 50


IBEX PEAK-M (GND)






Quanta Computer Inc.
PROJECT : ZR7B

| | | |
|-------|------------------------|----------------|
| Size | Document Number | Rev |
| | IBEX PEAK-M 6/6 | 1A |
| Date: | Friday, March 05, 2010 | Sheet 13 of 50 |




DDR3-DIMM0_H=5.2_Standard



PC2100 DDR3 SDRAM SO-DIMM (204P)


Place these Caps near So-Dimm0.



<http://laptop-motherboard-schematic.blogspot.com/>

Quanta Computer Inc.
PROJECT : ZR7B

| | | |
|-------|------------------------|----------------|
| Size | Document Number | Rev |
| | DDR3 SO-DIMM-0 | 1A |
| Date: | Friday, March 05, 2010 | Sheet 14 of 50 |



PCIE EXPRESS INTERFACE

<10> CLK_PCIE_VGA AB35
 <10> CLK_PCIE_VGA# AA36

For Broadway, Madison and Park
 the PWRGOOD ball must be connected to ground

AJ21
 AK21
 AH16

R44 SW@10K 4

<11> GPU_RST# GPU_RST# AA30











+1.0V

For M97, Broadway, Madison and Park PCIE_VDDC is 1.0V

SW@Madison/Broadway_M2

Quanta Computer Inc.
 PROJECT : ZR7B


| | | |
|-------|----------------------------------|----------------|
| Size | Document Number | Rev |
| | Madison/Broadway-PCIE I/F | 1A |
| Date: | Friday, March 05, 2010 | Sheet 16 of 50 |



<18> VMA_DQ[63..0] VMA_DQ[63..0]
 <18> VMA_DM[7..0] VMA_DM[7..0]
 <18> VMA_RDQS[7..0] VMA_RDQS[7..0]
 <18> VMA_WDQS[7..0] VMA_WDQS[7..0]


CHANNEL A: 512MB DDR3 (64M*16*4pcs)

Park, M92M Use Channel B Memory Interface Only









TOP Left

BOT Left









BOT Right


TOP Right




For DDR3, MVDDQ = 1.5V (7.5A)



Quanta Computer Inc.
PROJECT : ZR7B
 Size: Document Number: **Madison/Broadway (PWR/GND)** Rev: 1A
 Date: Friday, March 05, 2010 Sheet: 21 of 50






Quanta Computer Inc.
PROJECT : ZR7B

| | | |
|-------|--------------------------------------|----------------|
| Size | Document Number | Rev |
| | Madison/Broadway (DP_PWR/GND) | 1A |
| Date: | Friday, March 05, 2010 | Sheet 22 of 50 |

PIN STRAPS



| Memory Aperture size | |
|----------------------|-------|
| GPIO [13:11] | Size |
| 000 | 128MB |
| 001 | 256MB |
| 010 | 64MB |
| 011 | 32MB |


| ROM Table | | |
|-----------|-----------|-------------------|
| EXT_HSYNC | EXT_VSYNC | Discription |
| 0 | 0 | No Audio |
| 0 | 1 | Any one by detect |
| 1 | 0 | DP only |
| 1 | 1 | Both DP & HDMI |

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

| STRAPS | PIN | DESCRIPTION OF DEFAULT SETTINGS | DEFAULT | REMARK |
|---|---------------------------|---|---------|--------------------------|
| TX_PWRS_ENB | GPIO0 | 0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING | 0 | |
| TX_DEEMPH_EN | GPIO1 | PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED | 0 | |
| BIOS_ROM_EN | GPIO_22_ROMCSB | ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE | 0 | |
| ROMIDCFG(2:0) | GPIO[13:11] | SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101 | 000 | See Memory Aperture size |
| BIF_GEN2_EN_A | GPIO2 | 0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE | 0 | |
| GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN | GPIO8 H2SYNC GPIO21 | Reserved Only | 0 | |
| AUD[1] AUD[0] | HSYNC VSYNC | AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI. | 11 | See Audio table |
| GPIO_9_ROMSI | GPIO9 | 0 = VGA controller capacity enable | 0 | |
| VIP_DEVICE_STRAP_ENA | V2SYNC | 0 = DRIVER would ignore the value sample on VHAD_0 during RESET. | 0 | |

EEPROM





DDR3 Memory Aperture size

DDR3 Memory Aperture size

| Vendor | Vendor P/N | STN B/S P/N | Size | RAM_STRAP2 DVPDATA_2 | RAM_STRAP1 DVPDATA_1 | RAM_STRAP0 DVPDATA_0 |
|---------|-----------------|-------------------------|-------|-------------------------|-------------------------|-------------------------|
| Hynix | H5TQ1G63BFR-12C | AKD5LZGTW04 (64M*16) | 512MB | 1 | 1 | 0 |
| | | | 1GB | 1 | 0 | 0 |
| | | | 2GB | 1 | 0 | 1 |
| Samsung | K4W1G1646E-HC12 | AKD5LGGT506 (64M*16) | 512MB | 0 | 0 | 0 |
| | | | 1GB | 0 | 0 | 0 |
| AMD | K4W2G1646B-HC12 | AKD5MGGT500 | 2GB | 0 | 0 | 1 |
| | | | 1GB | 0 | 1 | 0 |

Thermal Sensor

| | |
|----------|-------------|
| NS | none |
| WINDBOND | AL83L771K02 |
| GMT | AL000780003 |




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

Quanta Computer Inc.
PROJECT : ZR7B


| | | |
|-------|------------------------|----------------|
| Size | Document Number | Rev |
| | Strip/Thermal | 1A |
| Date: | Friday, March 05, 2010 | Sheet 23 of 50 |

CRT Switch


IV@ SW@




CRT




LVDS Switch




LVDS



LCD Power




Backlight Control



I@ HDMI LEVEL SHIFTER


IV@
SW@
SP@




| Equalization Control | | |
|----------------------|------|------------|
| PC1 | PC0 | EQ Control |
| Pin4 | Pin3 | |
| L | L | 8dB |
| H | L | 4dB |
| H | H | 12dB |
| H | H | 0dB |

PC0 internal PD
PC1 internal PD
DDCBUF_EN internal PD
CFG internal PD
DDC_EN internal PU


SW@HDMI-detect




I2C




Switchable Graphic HDMI source




ESD Protect




EMI





HDMI connector




Giga-LAN AR8151






| | | |
|---|----------------|--|
|  Quanta Computer Inc. PROJECT : ZR7B | | Rev 1A |
| | | Size Document Number GLAN BCM57780 |
| Date: Friday, March 05, 2010 | Sheet 26 of 50 | |




TRANSFORMER



Delta LFE9276C-R (DB0ZR1LAN00)
 FCE NS892407 (DB0LL1LAN00)
 Bothhand GST5009B (DB0Z06LAN00)





Quanta Computer Inc.
PROJECT : ZR7B

| | | |
|-------|---------------------------------|----------------|
| Size | Document Number | Rev |
| | LAN Transformer and RJ45 | 1A |
| Date: | Friday, March 05, 2010 | Sheet 27 of 50 |



MINI-CARD WLAN(MPC)

+3.3V: 1000mA
 +3.3Vaux: 330mA
 +1.5V: 500mA

Check LED signal. (active high or low)

H=5.6mm



LTS AAA-PCI-046-K01



MINI-CARD 3G(MNC)Reserve for JV41-CP


H=7.0mm

3G@LTS AAA-PCI-049-K01




A: (10/17)FAE confirm:
 3G module need +3VSUS and no need +1.5V and no need SMBUS

SIM CARD(RFM)Reserve for JV41-CP




SIM CARD SIGNALS
 ROUTE PARALLEL

The value of the capacitor is suggest by Siemens HQ expert.
 For against 900MHz RF interference. The value of capacitor is 27pF.
 For against 1800MHz RF interference. The value of capacitor is 10pF.
 1nF/10nF value capacitor use for against ESD purpose.



Closed JSIM1




7/15 modify


Quanta Computer Inc.
 PROJECT : ZR7B

| | | | |
|---------------------------|------------------------|-------|----------|
| Size | Document Number | Rev | 1A |
| MINI PCI-E card/TV | | | |
| Date: | Friday, March 05, 2010 | Sheet | 28 of 50 |


MAIN SATA HDD



EE RETURN-PATH CAPACITORS





ODD (SATA)



ODD POWER(ODD)


Connect to PCH (GPIO21) pin Y9 and EC pin28 (GPIO53)




Quanta Computer Inc.
PROJECT : ZR7B

| | | |
|-------|-------------------------------|----------------|
| Size | Document Number | Rev |
| | SATA-HDD/ODD/USB-ESATA | 1A |
| Date: | Friday, March 05, 2010 | Sheet 29 of 50 |


MIC




Internal Speaker




HP/SPDIF



| | | | |
|---|------------------------|----------------------|----------|
|  Quanta Computer Inc. PROJECT : ZR7B | | | Rev |
| | | | 1A |
| Size | Document Number | AMP /AUDIO JACK CONN | |
| Date: | Friday, March 05, 2010 | Sheet | 31 of 50 |


CARD READER Controller

4 IN 1 CARD READER (MMC)





Close to CN14 pin 14 & pin23
4.7u CAP close to pin23

| | |
|--------|-------------|
| Main | DFHD36MS006 |
| Second | DFHD36MS012 |



Close to connector




CTRL0, CTRL1 trace length shorter, and surround with GND.


SD write protect
1:decided by SDWP[Default]
0:letting SD always write-able

crystal trace width needs at least 10 mils.


POWER BOARD CONN(UIF)




LED



SW /B







Quanta Computer Inc.
PROJECT : ZR7B

| | | |
|------------------------------|-----------------|--------|
| Size | Document Number | Rev 1A |
| POWER/MMB/LAUNCH/LED | | |
| Date: Friday, March 05, 2010 | Sheet 33 of 50 | |



USB




BLUETOOTH CONNECTOR



USB/B




R230, R229, R321, R324, R316, R314, R306, R297




Quanta Computer Inc.
PROJECT : ZR7B



| | | |
|-------|------------------------|----------------|
| Size | Document Number | Rev |
| | USB/ BT | 1A |
| Date: | Friday, March 05, 2010 | Sheet 34 of 50 |



CPU FAN










TOUCHPAD & Switch CONN.




Quanta Computer Inc.
PROJECT : ZR7B


| | | |
|-------|------------------------|----------------|
| Size | Document Number | Rev |
| | KB/FAN/TP+FP | 1A |
| Date: | Friday, March 05, 2010 | Sheet 35 of 50 |

EMI decoupling





Quanta Computer Inc.
 PROJECT : ZR7B
 Size Document Number
S3 power saving
 Date: Friday, March 05, 2010 Sheet 36 of 50 Rev 1A


EC(KBC)



I/O ADDRESS SETTING(KBC)




SM BUS PU(KBC)




ACER ID(KBC)



SPI FLASH(KBC)




HWPG(KBC)



SM BUS ARRANGEMENT TABLE

| | |
|----------|---|
| SM Bus 1 | Battery |
| SM Bus 2 | PCH |
| SM Bus 3 | MMB3 and EEPROM |
| SM Bus 4 | HDMI Controller, MMB1, MMB2 and VGA Thermal |

POWER-ON Switch(KBC)




INTERNAL KEYBOARD STRIP SET(KBC)



Quanta Computer Inc.
PROJECT : ZR7B


| | | |
|------|-----------------|-----|
| Size | Document Number | Rev |
| | WPCE781 & FLASH | 1A |

Date: Friday, March 05, 2010 Sheet 37 of 50



Quanta Computer Inc.
PROJECT : ZR7

| | | |
|-------|---------------------------|----------------|
| Size | Document Number | Rev |
| | CHARGER (ISL88731) | 1A |
| Date: | Friday, March 05, 2010 | Sheet 38 of 50 |



OCP: 10A

$L(\text{ripple current}) = (19-5) * 5 / (2.2\mu + 0.4M * 19) \sim 4.18A$

$I_{ocp} = 10 - (4.18 / 2) = 7.91A$

$V_{th} = 7.91A * 14.2m\Omega = 112.322mV$

$R(I_{lim}) = (112.322mV * 10) / 5\mu A \sim 220K$

OCP: 8A

$L(\text{ripple current}) = 0 \text{ ohm change to shot pad 2/12 09} = (19-3.3) * 3.3 / (2.2\mu + 0.5M * 19) \sim 2.48A$

$I_{ocp} = 8 - (2.48 / 2) = 6.67A$

$V_{th} = 6.67A * 15m\Omega = 94.714mV$


$R(I_{lim}) = (94.714mV * 10) / 5\mu A \sim 191K$

Quanta Computer Inc.
PROJECT : ZR7

SYSTEM 5V/3V (RT8206)

Size: Document Number: Rev: 1A
 Date: Friday, March 05, 2010 Sheet: 39 of 50


[PWM] PR71, PR72, PR73, PR74, PR75, PR76, and PR77 deleted



Quanta Computer Inc.
PROJECT : ZR7

| | | |
|-------|-----------------------------|----------------|
| Size | Document Number | Rev |
| | CPU Core (ISL62882) | 1A |
| Date: | Friday, March 05, 2010 | Sheet 40 of 50 |

[PWM]




1.05V/15A
OCP: 18A


$$V_{OUT} = (1 + R1/R2) * 0.75$$

$TON = 3.85p * RTON * Vout / (Vin - 0.5)$
 $Frequency = Vout / (Vin * TON)$
 $TON = 3.85p * 1M * 1 / (Vin - 0.5)$
 $Frequency = 1 / (0.0036767) = 272K$

AOL1718 $R_{dson} = 3 \sim 4.3m\Omega$
L (ripple current)
 $= (19 - 1.05) * 1.05 / (1u * 272k * 19)$
 $\sim 3.64A$
 $4.3m * 18 = RILIM * 20uA$
RILIM = 3.87K --- 3.92K


9/4 modify


| | | | | |
|---|------------------------|-------|-----------------------|-------|
|  Quanta Computer Inc. PROJECT : ZR7 | | Size | Document Number | Rev |
| | | | +VTT (UP6111A) | 1A |
| Date: | Friday, March 05, 2010 | Sheet | 41 | of 50 |



$TON = 3.85p * RTON * Vout / (Vin - 0.5)$
 $Frequency = Vout / (Vin * TON)$
 $TON = 3.85p * 1M * 1 / (Vin - 0.5)$
 $Frequency = 1 / (0.0036767) = 272K$



AO4710 $R_{ds(on)} = 11.7 \sim 14.2m\Omega$
 $L(\text{ripple current}) = (19 - 1.05) * 1.05 / (1\mu * 272k * 19) \sim 3.646A$
 $14.2m * 10 = RILIM * 20\mu A$
 $RILIM = 7.1K \sim 7.15K$


| | | |
|--|------------------------|----------------|
|  Quanta Computer Inc. PROJECT : ZR7 | | Rev |
| | | 1A |
| Size | Document Number | |
| VCCP 1.05V(UP6111A) | | |
| Date: | Friday, March 05, 2010 | Sheet 42 of 50 |



$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

AO1412 $R_{dson} = 3.8 \sim 4.6 m\Omega$
 $OCP = 12.21 + 0.5A$
 $L(\text{ripple current}) = (19 - 1.5) \times 1.5 / (2.2u \times 400k \times 19) \sim 1.57A$
 $4.6m \times 12 = RILIM \times 10uA$
 $RILIM = 5.62K$
 $(10u \times PR35) / R_{dson} + \Delta I / 2 = I_{ocp}$





Frequency(PR220=200K) 300K

Madison VID Table




| VID1 | VID2 | | +VCC_GFX_CORE |
|-------------|-------------|--|---------------|
| VCORE1.2ID0 | VCORE1.2ID1 | | |
| LOW (0) | LOW (0) | | 1.05V |
| HIGH (1) | LOW (0) | | 1.0V |
| LOW (0) | HIGH (1) | | 0.95V |
| HIGH (1) | HIGH (1) | | 0.90V |

PR127 = 44.2K
 PR129 = 49.9K
 PR123 = 470K
 PR5 = 220K

PARK VID Table

| VID1 | VID2 | | +VCC_GFX_CORE |
|-------------|-------------|--|---------------|
| VCORE1.2ID0 | VCORE1.2ID1 | | |
| LOW (0) | LOW (0) | | 1.12V |
| HIGH (1) | LOW (0) | | 1.05V |
| LOW (0) | HIGH (1) | | 0.95V |
| HIGH (1) | HIGH (1) | | 0.90V |

PR127 = 39.2K CS33922FB15
 PR129 = 49.9K CS43322FB15
 PR123 = 332K CS41302FB00
 PR5 = 130K



take out PR318, PQ79, PC258, and PR320


change net name
 .8792EN


take out PR322


Quanta Computer Inc.
 PROJECT : ZR7

| | | |
|-------|--------------------------|----------------|
| Size | Document Number | Rev |
| | GPU CORE(MAX8792) | 1A |
| Date: | Friday, March 05, 2010 | Sheet 44 of 50 |


[PWM]




| | | | | |
|---|------------------------|-------|---------------------------|-------|
|  Quanta Computer Inc. PROJECT : ZR7 | | Size | Document Number | Rev |
| | | | +VGPU_IO(ISL62872) | 1A |
| Date: | Friday, March 05, 2010 | Sheet | 45 | of 50 |



DCR=1.6-1.8mOhm
 Load Line=7mV/A
 $1.6m\Omega \cdot 6168 = 0.986m$
 $0.986m / .49K = 39p$
 $392p \cdot 2 \cdot 8.87K = 7.03m$
 OCP
 $20\mu / 2 \cdot 2.49K = 24.9m$
 $24.9m / 0.6168 = 40.3m$
 $40.3m / 1.6m = 25.2A$




1. Level 1 Environment-related Substances should NEVER be Used.
 2. Purchase Ink, paints, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.




1.76A

$$V0 = 0.8 * (R1 + R2) / R2$$




2A


$$V0 = 0.8 * (R1 + R2) / R2$$



1.41A


7/9 change power enable net name to +1.5V_GPU (ZY9B solution)





Thermal protection

For EC control thermal protection (output 3.3V)

| | | |
|--|------------------------|----------------|
|  Quanta Computer Inc. PROJECT : ZR7 | | Rev 1A |
| | | |
| Thermal Protection | | |
| Date: | Friday, March 05, 2010 | Sheet 48 of 50 |

