


# JE43-CP Block Diagram


PCB P/N : 91.4NI01.001  
 REVISION : 10277-1

Project code: 91.4NI01.001(JE43-CP)



CPU DC/DC		ISL62881	54
INPUTS	OUTPUTS		
DCBATOUT	VCC_CORE		
SYSTEM DC/DC		RT8209E	50
INPUTS	OUTPUTS		
DCBATOUT	1D05V_VTF	1D05V_S0	
SYSTEM DC/DC		ISL62881	49
INPUTS	OUTPUTS		
DCBATOUT	5V_S5	3D3V_S5	
SYSTEM DC/DC		RT8209E	50
INPUTS	OUTPUTS		
DCBATOUT	1D5V_S3	1D5V_VGA_S0	
DCBATOUT	1D5V_VTF	1D5V_S0	
SYSTEM DC/DC		ISL62881	54
INPUTS	OUTPUTS		
DCBATOUT	VCC_GFXCORE_PWR		
VGA		RT8208B	55
INPUTS	OUTPUTS		
DCBATOUT	VGA_CORE		
TI CHARGER		BQ24745	53
INPUTS	OUTPUTS		
DCBATOUT	BT+		
SYSTEM DC/DC		RT9025	52
INPUTS	OUTPUTS		
3D3V_S0	1D8V_S0		
SYSTEM DC/DC		RT9025	56
INPUTS	OUTPUTS		
3D3V_VGA_S0	1D8V_VGA_S0		
Switches			56
INPUTS	OUTPUTS		
1D5V_S3	1D5V_VGA_S0		
3D3V_S0	3D3V_VGA_S0		
1D05V_VTF	1V_VGA_S0		

## PCB STACKUP



CardReader--->5138  
 Audio---->271X

# PCH Strapping

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	<b>Default Mode:</b> Internal pull-up. <b>Low (0) = Top Block Swap Mode</b> (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	<b>High (1) = Integrated VRM is enabled</b> <b>Low (0) = Integrated VRM is disabled</b>
GNT0#, GNT1#	<b>Default (SPI):</b> Left both GNT0# and GNT1# floating. No pull up required. <b>Boot from PCI:</b> Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. <b>Boot from LPC:</b> Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	<b>Default - Internal pull-up.</b> <b>Low (0)</b> = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	<b>Default:</b> Do not pull low. <b>Disable ME in Manufacturing Mode:</b> Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	<b>Enable iTPM:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor <b>Disable iTPM:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Danbury:</b> Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	<b>Low (0):</b> Flash Descriptor Security will be overridden. <b>High (1) :</b> Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

# Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	<b>Embedded DisplayPort Presence</b>	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	<b>PCI-Express Configuration Select</b>	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	<b>Reserved - Temporarily used for early Clarksfield samples.</b>	<b>Clarksfield (only for early samples pre-ES1) -</b> Connect to GND with 3.01K Ohm/5% resistor <b>Note:</b> Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

## USB Table




Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader

## PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2


Hynix 1G 800M N11PGV SKU

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Table of Content</b>			
Size A3	Document Number	Rev	
	<b>JE43-CP</b>	<b>-1</b>	
Date: Wednesday, November 24, 2010		Sheet 2	of 69





SA 0622 EMI

SA 0629 RF



FSC	0	1
SPEED	133MHz (Default)	100MHz



SB 0813 CL = 10pF  
Freq tolerance : +/- 30 ppm



Hynix 1G 800M N11PGV SKU

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size A3 Document Number: **JE43-CP** Rev: **-1**

Date: Wednesday, November 24, 2010 Sheet 3 of 69



For Graphics Disable, Pull-down to GND via 1-k ± 5% resistor

62.10055.321  
 3RD = 62.10055.341  
 4th = 62.10040.611  
 2ND = 62.10053.561









0113 -1  
 del 3rd 62.10055.341 and 4th 62.10055.321  
 3rd and 4th have been purged  
 CE will confrim SQM if it can add BOM  
 CE will release EC to add to BOM

lab stuff 2nd,3rd and 4 th in BOM  
 Eng add 1st source(62.10040.611)  
 Eng do not stuff 4 th in BOM  
 because 4 th have been purge ,so stuff 1st in BOM  
 but CE said, 4th need stuff in PD if not any concern

HW 44-800M 1PGV SKU

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (1/7)  
 Size A3 Document Number JE43-CP Rev -1  
 Date: Wednesday, November 24, 2010 Sheet 4 of 69



Hynix 1G 800M N11PGV SKU

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


**CPU (2/7)**

File: JE43-CP

Size A3 Document Number: JE43-CP Rev: -1


Date: Wednesday, November 24, 2010 Sheet 5 of 69

20 M\_A\_DQ[63.0] <<<



AUBURNDALE


DDR SYSTEM MEMORY A



AUBURNF.CLARKUNF  
**62.10055.321**  
 2ND = 62.10053.561  
 3rd = 62.10055.341  
 4th = 62.10040.611



21 M\_B\_DQ[63.0] <<<



AUBURNDALE


DDR SYSTEM MEMORY - B

AUBURNF.CLARKUNF  
**62.10055.321**  
 2ND = 62.10053.561  
 3rd = 62.10055.341  
 4th = 62.10040.611

Hynix 1G 800M GP PGV SKU



Title <b>CPU (3/7)</b>		
Size A3	Document Number <b>JE43-CP</b>	Rev <b>-1</b>
Date: Wednesday, November 24, 2010	Sheet 6	of 69



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksville VTT=1.1V

Hynix 1G 800M N11PGV SKU


**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.

Title			<b>CPU (4/7)</b>
Size	Document Number		Rev
Custom	<b>JE43-CP</b>		<b>-1</b>
Date:	Wednesday, November 24, 2010	Sheet	7 of 69

AUBURNF.CLARKUNF  
62.10055.321  
2ND = 62.10053.561 3rd = 62.10055.341 4th = 62.10040.611










Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V

AUBURN, CLARKUNF  
**62.10055.321**  
 2ND = 62.10053.561  
 3rd = 62.10055.341  
 4th = 62.10040.611






### SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor




- Do Not Stuff TP13
- Do Not Stuff TP14
- Do Not Stuff TP15
- Do Not Stuff TP16
- Do Not Stuff TP17
- Do Not Stuff TP18
- Do Not Stuff TP19
- Do Not Stuff TP20
- Do Not Stuff TP21
- Do Not Stuff TP22
- Do Not Stuff TP23
- Do Not Stuff TP24
- Do Not Stuff TP25
- Do Not Stuff TP26




AUBURNF.CLARKUNF  
**62.10055.321**  
 2ND = 62.10053.561  
 3rd = 62.10055.341  
 4th = 62.10040.611

VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.


## Processor Strapping




PCI-Express Configuration Select	
CFG0	1:Single PEG(Default) 0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation(Default) 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...





CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port (Default) 0:Enabled; An external Display Port device is connected to the Embedded Display Port



CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.  Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.






Hynix 1G 800M N11PGV SKU

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>CPU (7/7)</b>	
Title	Rev
Size A3	Document Number
<b>JE43-CP</b>	
Date: Wednesday, November 24, 2010	Sheet 10 of 69




INTVRMEN- Integrated SUS  
1.1V VRM Enable  
High - Enable internal VRs





Integrated VccSua1_05,VccSua1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



SPI\_CS0#, SPI\_MISO, SPI\_MOSI, SPI\_CLK:  
No series resistor required if routing length is 1.5"-6.5"



For after PCH stepping B3, have to DY,



83.00040.Q81 is ROHS parts  
83.00040.R81 is Halogens free Part  
arrange qual in Eng SKU

Hynix 1G 800M N11PGV SKU

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH (1/9)		
Size A3	Document Number	Rev
	JE43-CP	-1
Date: Wednesday, November 24, 2010	Sheet 11	of 69

LAN




MINICARD1

MINICARD2

USB3.0















0721

1.R108 2.R111 3.R114  
the three resistors should be moated



PCI-ECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.


PCI-ECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).



Hynix 1G 800M N11PGV SKU

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

0804 SA  
 1.cause of thermal sensor  
 2.solution by JM31-CP




5 PM\_DRAM\_PWRGD <<< PM\_DRAM\_PWRGD


40 SUS\_PWR\_DN\_ACK <<< 1 R139 2 Do Not Stuff SUS\_PWR\_DN\_ACK\_R M1

40,59 PM\_PWRBTN# >>> 1 R141 2 Do Not Stuff PM\_PWRBTN#\_R P5



40 AC\_PRESENT >>> 1 R143 2 Do Not Stuff AC\_PRESENT\_R P7




40 RSMRST#\_KBC >>> Do Not Stuff  
 Do Not Stuff  
 2ND = 83.BAT54.D81  
 3rd = 83.00054.S81



PM\_CLKRUN# 1 R151 8K2R2J-3-GP



change pull up 1K to 10K for Intel suggestion





Hynix 1G 800M N11PGV SKU

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: PCH (3/9)

Size A3 Document Number JE43-CP Rev -1


Date: Wednesday, November 24, 2010 Sheet 13 of 69



Muxless->64.23715.6DL,UMA-2.4K



Digital Display Interface




Hynix 1G 800M N11PGV SKU



緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>PCH (4/9)</b>		
Size	Document Number	Rev
A3	<b>JE43-CP</b>	<b>-1</b>
Date:	Wednesday, November 24, 2010	Sheet 14 of 69






These pins are left as NC, because the function is disabled.



Do Not Stuff TP38

Do Not Stuff TP39



Do Not Stuff TP38

Do Not Stuff TP39

- H40 AD0
- N34 AD1
- C44 AD2
- A38 AD3
- C36 AD4
- J34 AD5
- A40 AD6
- D45 AD7
- E36 AD8
- H48 AD9
- E40 AD10
- C40 AD11
- M48 AD12
- M45 AD13
- F53 AD14
- M40 AD15
- M43 AD16
- J36 AD17
- K48 AD18
- F40 AD19
- C42 AD20
- K46 AD21
- M51 AD22
- J52 AD23
- K51 AD24
- L34 AD25
- F42 AD26
- J40 AD27
- G46 AD28
- F44 AD29
- M47 AD30
- H36 AD31
- J50 C/BE0#
- G42 C/BE1#
- H47 C/BE2#
- G34 C/BE3#
- G38 PIRQA#
- H51 PIRQB#
- B37 PIRQC#
- A44 PIRQD#
- F51 REQ0#
- A46 REQ1#/GPIO50
- E45 REQ2#/GPIO52
- M53 REQ3#/GPIO54
- L34 GNT0#
- K46 GNT1#/GPIO51
- F36 GNT2#/GPIO53
- H53 GNT3#/GPIO55
- B41 PIRQE#/GPIO2
- K53 PIRQF#/GPIO3
- A36 PIRQG#/GPIO4
- A48 PIRQH#/GPIO5
- K6 PCIIRST#
- E44 SERR#
- E50 PERR#
- A42 PCI\_IRDY#
- H44 PCI\_DEVSEL#
- F46 PCI\_FRAME#
- C46 PCI\_PLOCK#
- D49 PCI\_STOP#
- C48 PCI\_TRDY#
- M7 ICH\_PME#
- D5 PCI\_PLTRST#
- N52 CLKOUT\_PCIO
- P53 CLKOUT\_PC1
- P46 CLKOUT\_PC2
- P51 CLKOUT\_PC3
- P48 CLKOUT\_PC4

- PCH1\_CPE
- 5 OF 10
- NV\_CE#0
- NV\_CE#1
- NV\_CE#2
- NV\_CE#3
- NV\_DQ#0
- NV\_DQ#1
- NV\_DQ#2/NV\_IO0
- NV\_DQ#1/NV\_IO1
- NV\_DQ#2/NV\_IO2
- NV\_DQ#3/NV\_IO3
- NV\_DQ#4/NV\_IO4
- NV\_DQ#5/NV\_IO5
- NV\_DQ#6/NV\_IO6
- NV\_DQ#7/NV\_IO7
- NV\_DQ#8/NV\_IO8
- NV\_DQ#9/NV\_IO9
- NV\_DQ#10/NV\_IO10
- NV\_DQ#11/NV\_IO11
- NV\_DQ#12/NV\_IO12
- NV\_DQ#13/NV\_IO13
- NV\_DQ#14/NV\_IO14
- NV\_DQ#15/NV\_IO15
- NV\_ALE
- NV\_CLE
- NV\_RCOMP
- NV\_RB#
- NV\_WR#0\_RE#
- NV\_WR#1\_RE#
- NV\_WE#\_CK0
- NV\_WE#\_CK1
- USBPN0
- USBPN1
- USBPN2
- USBPN3
- USBPN4
- USBPN5
- USBPN6
- USBPN7
- USBPN8
- USBPN9
- USBPN10
- USBPN11
- USBPN12
- USBPN13
- USBPN14
- USBPN15
- USBPN16
- USBPN17
- USBPN18
- USBPN19
- USBPN20
- USBPN21
- USBPN22
- USBPN23
- USBPN24
- USBPN25
- USBPN26
- USBPN27
- USBPN28
- USBPN29
- USBPN30
- USBPN31
- USBPN32
- USBPN33
- USBPN34
- USBPN35
- USBPN36
- USBPN37
- USBPN38
- OC#0/GPIO59
- OC1#/GPIO40
- OC2#/GPIO41
- OC3#/GPIO42
- OC4#/GPIO43
- OC5#/GPIO9
- OC6#/GPIO10
- OC7#/GPIO14



These pins are left as NC, because the function is disabled.

PCH strapping

NV_CLE	DMI termination voltage
	floating internal pull-up


NV_ALE	Enable Anti-Theft Tech
1	Disable (internal pull-down)

DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.

USB

Pair	Device
0	I/O USB2.0
1	USB 2.0
2	NC
3	MINICARD1(WLAN)
4	WECAM
5	NC
6	NC
7	NC
8	3G SIM Card
9	USB 2.0
10	NC
11	Blue Tooth
12	MINIC2(3G)
13	Cardreader

0806 SA for GPIO\_table



SA 0813

Hynix 1G 800M N11PGV SKU

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: PCH (5/9)		
Size A3	Document Number: JE43-CP	Rev: -1
Date: Wednesday, November 24, 2010	Sheet 15 of 69	

PCH strapping

BOOT BIOS Strap	GNT#0	GNT#1	BOOT BIOS Location
	0	0	LPC
	1	0	Reserved
floating	floating	0	PCI
floating	floating	floating	SPI(Default)

PCI_GNT#1	
1	Default (internal pull up)
0	Configures DMI for ESI compatible operation (Not for Mobile platform)

- 41 PCLK\_FWH
- 12 CLK\_PCI\_FB
- 40 CLK\_PCI\_KBC



PCH strapping










A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



GPIO8 has a weak[20K] internal pull down.  
No need to have external pull up/down.  
GPIO8 pin set to high at reset.


GPIO15 has a weak[20K] internal pull down.  
No need to have external pull up/down.  
GPIO 15 pin is set to low at reset.  
Low : ME Crypto TLS with no confidentiality  
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.  
To enable on-die PLL Voltage regulator,  
should not place external pull down.



Signal	Pin	Function
PCH_GPIO0	Y3	BMBUSY#/GPIO0
EC_SMI#	C38	TACH1/GPIO1
PX_HDM#	D37	TACH2/GPIO6
EC_SCI#	J32	TACH3/GPIO7
EC_SW#	F10	GPIO8
PCH_GPIO12	K9	LAN_PHY_PWR_CTRL/GPIO12
PCH_GPIO15	T7	GPIO15
DGPU_HOLD_RST#	AA2	SATA4GP/GPIO16
DGPU_PWROK	F38	TACH0/GPIO17
PCH_GPIO22	Y7	SCLOCK/GPIO22
PCH_GPIO24	H10	GPIO24
PCH_GPIO27	AB12	GPIO27
PCH_GPIO28	V13	GPIO28
STP_PCI#	M11	STP_PCI#/GPIO34
PCH_GPIO35	V6	SATACLKREQ#/GPIO35
DGPU_PWR_EN#	AB7	SATA2GP/GPIO36
dGPU_PRSENT#	AB13	SATA3GP/GPIO37
dGPU_EDID	V3	SLOAD/GPIO38
PCH_GPIO39	P3	SDATAOUT0/GPIO39
PCH_GPIO45	H3	PCIECLKRQ6#/GPIO45
RST_GATE	F1	PCIECLKRQ7#/GPIO46
PCH_GPIO48	AB6	SDATAOUT1/GPIO48
PSW_CLR#	AA4	SATA5GP/GPIO49
PCH_GPIO57	F8	GPIO57
VSS_NCTF_8	B4	VSS_NCTF_8
VSS_NCTF_9	B52	VSS_NCTF_9
BH2	BH2	BH2
BH52	BH52	BH52
D2	D2	D2
VSS_NCTF#A4	A4	VSS_NCTF#A4
VSS_NCTF#A49	A49	VSS_NCTF#A49
VSS_NCTF#A5	A5	VSS_NCTF#A5
VSS_NCTF#A50	A50	VSS_NCTF#A50
VSS_NCTF#A52	A52	VSS_NCTF#A52
VSS_NCTF#A53	A53	VSS_NCTF#A53
VSS_NCTF#B2	B2	VSS_NCTF#B2
VSS_NCTF#B53	B53	VSS_NCTF#B53
VSS_NCTF#BE1	BE1	VSS_NCTF#BE1
VSS_NCTF#BE53	BE53	VSS_NCTF#BE53
VSS_NCTF#BF53	BF53	VSS_NCTF#BF53
VSS_NCTF#BH1	BH1	VSS_NCTF#BH1
VSS_NCTF#BH53	BH53	VSS_NCTF#BH53
VSS_NCTF#BJ1	BJ1	VSS_NCTF#BJ1
VSS_NCTF#BJ2	BJ2	VSS_NCTF#BJ2
VSS_NCTF#BJ4	BJ4	VSS_NCTF#BJ4
VSS_NCTF#BJ49	BJ49	VSS_NCTF#BJ49
VSS_NCTF#BJ5	BJ5	VSS_NCTF#BJ5
VSS_NCTF#BJ50	BJ50	VSS_NCTF#BJ50
VSS_NCTF#BJ52	BJ52	VSS_NCTF#BJ52
VSS_NCTF#BJ53	BJ53	VSS_NCTF#BJ53
VSS_NCTF#BJ53	BJ53	VSS_NCTF#BJ53
VSS_NCTF#D1	D1	VSS_NCTF#D1
VSS_NCTF#D53	D53	VSS_NCTF#D53
VSS_NCTF#E1	E1	VSS_NCTF#E1
VSS_NCTF#E53	E53	VSS_NCTF#E53

Signal	Pin	Function
CLKOUT_PCIE6N	AH45	CLKOUT_PCIE6N
CLKOUT_PCIE6P	AH46	CLKOUT_PCIE6P
CLKOUT_PCIE7N	AF48	CLKOUT_PCIE7N
CLKOUT_PCIE7P	AF47	CLKOUT_PCIE7P
CLKOUT_BCLK0_N/CLKOUT_PCIE8N	AM3	CLKOUT_BCLK0_N/CLKOUT_PCIE8N
CLKOUT_BCLK0_P/CLKOUT_PCIE8P	AM1	CLKOUT_BCLK0_P/CLKOUT_PCIE8P
PECI	BG10	PECI
RCIN#	T1	RCIN#
PROCWRGD	BE10	PROCWRGD
THRMTTRIP#	BD10	THRMTTRIP#
TP1	BA22	TP1
TP2	AW22	TP2
TP3	BB22	TP3
TP4	AY46	TP4
TP5	AY46	TP5
TP6	AV43	TP6
TP7	AV45	TP7
TP8	AF13	TP8
TP9	M18	TP9
TP10	N18	TP10
TP11	AJ24	TP11
TP12	AK41	TP12
TP13	AK42	TP13
TP14	M32	TP14
TP15	N32	TP15
TP16	M30	TP16
TP17	N30	TP17
TP18	H12	TP18
TP19	AA23	TP19
NC_1	AB45	NC_1
NC_2	AB38	NC_2
NC_3	AB42	NC_3
NC_4	AB44	NC_4
NC_5	T39	NC_5
INIT3_3V#	P6	INIT3_3V#
C10	C10	C10
TP24	TP24	TP24




Hynix 1G 800M N11PGV SKU

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **PCH (6/9)**

Size A3 Document Number **JE43-CP** Rev **-1**

Date: Wednesday, November 24, 2010 Sheet 16 of 69



VCCPNAND which power the DC NAND interface must be powered even if dual channel NAND interface is not connected since it also supplies power to other functions inside PCH.


Hynix 1G 800M N11PGV SKU

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (7/9)**

Size A3	Document Number <b>JE43-CP</b>	Rev <b>-1</b>
---------	--------------------------------	---------------




Date: Wednesday, November 24, 2010 Sheet 17 of 69



Intel check list update from 0.1uF to 1uF

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.





Title			<b>PCH ( 8/9 )</b>		
Size	Document Number				Rev
A3	<b>JE43-CP</b>				<b>-1</b>
Date: Wednesday, November 24, 2010			Sheet 18 of 69		




Hynix 1G 800M N11PGV SKU

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.




Title		
<b>PCH ( 9/9 )</b>		
Size	Document Number	Rev
A3	<b>JE43-CP</b>	<b>-1</b>
Date: Wednesday, November 24, 2010	Sheet 19	of 69



Layout Note:  
Place these Caps near  
SO-DIMMA.



**REVERSE TYPE**





Place these caps close to VTT1 and VTT2.

Note:  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA

DM2  
DDR3-204P-128 GP  
**62.10024.D41**


2nd = 62.10017.R91  
3rd = 62.10017.V91  
4th = 62.10017.X51




1 R232 2 Do Not Stuff PCH\_SMBDATA 3,12,20  
1 R233 2 Do Not Stuff PCH\_SMBCLK 3,12,20

1 R234 2 Do Not Stuff PM\_EXTTSH\_L R 5  
1 R235 2 Do Not Stuff

# LCD




UMA\_Muxless




UMA\_Muxless



0807 SA CLK SWAP




Do Not Stuff  
DIS




Do Not Stuff  
DIS




Do Not Stuff  
DIS




Do Not Stuff



# CRT



UMA\_Muxless









Do Not Stuff  
DIS

Hynix 1G 800M N11PGV SKU

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>LCD CRT SWITCHABLE</b>	
<b>JE43-CP</b>	
Size A3	Document Number
Date: Wednesday, November 24, 2010	Sheet 22 of 69
Rev <b>-1</b>	



# LCD/INVERTER/CCD CONN      LCD/CCD CONN




PreMp 0312  
ECR:R1003642

request by EMI Aaron

Hynix 1G 800M N11PGV SKU


<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>Title</b>			
<b>LCD CONN</b>			
<b>Size</b>		<b>Document Number</b>	
<b>JE43-CP</b>		<b>Rev</b>	
<b>Date: Wednesday, November 24, 2010</b>		<b>Sheet 23 of 69</b>	

Layout Note:  
Place these resistors close to the CRT-out connector




Layout Note:  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


Hsync & Vsync level shift



CRT I/F & CONNECTOR



DDC\_CLK & DATA level shift



Hynix 1G 800M N11PGV SKU


**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT CONN**

Size: Document Number: **JE43-CP** Rev: **-1**


Date: Wednesday, November 24, 2010 Sheet 24 of 69

UMA\_Muxless : default setting used PS8101. if don't used PS8101 please change C5103-C5110 to 0 ohm resistor




HDMI DISCRETE/ UMA Co-lay  
Close to Level Shift

Impedance:100 ohm



Impedance:100 ohm



Impedance:100 ohm



R5114-R5121  
For Intel SPEC the resistor need stuff 680 ohm  
For VGA SPEC the resistor need stuff 500 ohm




20101025



DDC level shift solution  
1.If UMA no used PS8101  
(R5128, R5111, Q5102, R5125, Q5104, RNS106, Q5103, R5114-R5121, C5103-C5110 need to stuff, RNS107, R5127, R5112, Q5101 to DY)  
2.DIS need level shift (R5124, Q5104, RNS102 need to stuff, RNS107 to DY)

\*UMA\_Muxless : default setting used PS8101. if don't used PS8101 please change C5103-C5110 to 0 ohm resistor

# SATA Connector




Hynix 1G 800M N11PGV SKU

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
---	--

Title		
<b>HDD CONN</b>		
Size	Document Number	Rev
	<b>JE43-CP</b>	-1
Date:	Wednesday, November 24, 2010	Sheet 26 of 69

# ODD Connector



22.10300.C11

20101108

Hynix 1G 800M N11PGV SKU

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**ODD**

Size

Document Number

**JE43-CP**


Rev

-1

Date: Wednesday, November 24, 2010

Sheet 27 of 69

# BLUETOOTH MODULE



Hynix 1G 800M N11PGV SKU

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**BLUETOOTH CONN**

Size

Document Number




**JE43-CP**

Rev




-1

Date: Wednesday, November 24, 2010

Sheet 28 of 69







Hynix 1G 800M N11PGV SKU

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **AR8151 chip**

Size A3 Document Number: **JE43-CP** Rev: **-1**



Date: Wednesday, November 24, 2010 Sheet 30 of 69

GIGA Lan Transformer

SSID = LOM




20100915



20100915

SB modify For EMI




Hynix IG 800M N11PGV SKU

緯創資通 Wistron Corporation  
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.


File		
LAN CONN		
Size	Document Number	Rev
A2	JE43-CP	-1
Date	Wednesday, November 24, 2010	Sheet 31 of 89

**ALC271X Co-layout ALC277X**



ALC271X ALC277X  
 pin 37 AVSS2 CPVREF  
 pin 47 EAPD REGREF




Do Not Stuff  
 Do Not Stuff  
 2ND =




CLOSE TO PIN39 and 46




CLOSE TO PIN1 and 9



CLOSE TO PIN39 and 46




if use 1.5V\_S0 for DVDD-IO  
 have to make sure power rail  
 on PCH or PCH side



20100916

CLOSE TO PIN 9



DIGITAL (include thermal pad)

need Connector COMBO Phone jack

20101122

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916

20100916


20100916

20100916

20100916

20100916

20100916



20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

need Connector COMBO Phone jack

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

20101122

Hylix 1G 800M N11PGV SKU			
緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 301, Taiwan, R.O.C.			
File	AUDIO CODEC(ALC271)		
Size	Document Number	Rev	-1
Custom	JE43-CP		
Date	Wednesday, November 24, 2010	Sheet	32 of 69

A

B

C

D

E

4

4

3

3

2

2

1

1

Hynix 1G 800M N11PGV SKU

緯創資通

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

\*\*\*\*

Size

Document Number

**JE43-CP**

Rev

-1

Date: Wednesday, November 24, 2010

Sheet 33 of 69

A

B

C

D

E

5

4

3

2

1

D

D

C

C

B

B

A

A

Hynix 1G 800M N11PGV SKU

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title			
****			
Size	Document Number	JE43-CP	Rev
			-1
Date: Wednesday, November 24, 2010		Sheet 34	of 69

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

Hynix 1G 800M N11PGV SKU

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>RTS5138 (CARD READER)</b>		
Size	Document Number	Rev
A3	<b>JE43-CP</b>	<b>-1</b>
Date:	Wednesday, November 24, 2010	Sheet 35 of 69


5

4

3


2

1




20100915

### 4 IN1 CARD-READER (SD/MS/MS PRO/XD)



20100915



20100915

Hynix 1G 800M N11PGV SKU

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title Cardreader CONN



Size Document Number JE43-CP

Date: Wednesday, November 24, 2010 Sheet 36 of 69



Rev -1

# Mini Card Connector(WLAN)

## Support debug-card



# Mini Card Connector(Robson2 and 3G)



Hynix 1G 800M N11PGV SKU

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **MINI CARD**

Size A3	Document Number <b>JE43-CP</b>	Rev <b>-1</b>
---------	--------------------------------	---------------

Date: Wednesday, November 24, 2010 Sheet 37 of 69




### USBCN1 FFC 同面




20100915

### PWRCN1 FFC 異面




### USBCN2 FFC 同面



Hynix 1G 800M N11PGV SKU






		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>I/O Board</b>			
Size	Document Number	Rev	
A3	<b>JE43-CP</b>	<b>-1</b>	
Date:	Wednesday, November 24, 2010	Sheet	38 of 69

for T8 thermal diode



C82 & C561 CLOSE TO G787









for system thermal diode





Hynix 1G 800M N11PGV S3U

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Thermal/Fan Connector		
Size	Document Number	Rev
	JE43-CP	-1
Date:	Wednesday, November 24, 2010	Sheet 39 of 69




PCB Version AD (Pin8)	Full-Low Resistor	Full-High Resistor (3D3V_S5)	Voltage
SA	100K	10K	3.0V
SB	100K	20K	2.75V
SC	100K	30K	2.5V
-1 (non-3G)	100K	47K	2.24V
-1 [3G]	100K	15.4K	1.3V
-2 (non-3G)	100K	69K	1.94V
-2 [3G]	100K	30K	1.1V
-3 (non-3G)	100K	82K	1.91V
-3 [3G]	100K	20.4K	0.9V
Reserved	100K	100K	1.65V




### EC BIOS Flash ROM



### System BIOS Flash ROM



### GOLDEN FINGER FOR DEBUG BOARD



Hynix 1G 800M N11PGV SKU

5

4

3

2

1

D

D

C

C

B

B

A

A

Hynix 1G 800M N11PGV SKU

緯創資通 <b>Wistron Corporation</b> <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,          Taipei Hsien 221, Taiwan, R.O.C.</small>
--

Title		****
-------	--	------

Size A3	Document Number <b>JE43-CP</b>	Rev <b>-1</b>
------------	-----------------------------------	------------------

Date: Wednesday, November 24, 2010 Sheet 42 of 69





5

4

3

2

1






Hynix 1G 800M N11PGV SKU




**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Touch PAD FP CONN		
Size	Document Number	Rev
		-1
Date: Wednesday, November 24, 2010		Sheet 43 of 69


## Power button LED



## Power STDBY\_LED





## Battery LED2 (DC\_BATFULL)




EC6801, EC6803, EC34 請幫忙上件 22p 5.5v 的 Varistor料號是 69.80024.011

For 2010 Acer Project, WLAN and 3G LED control by KBC

## Battery LED1 (CHARGE)



Eng stuff 20.K0491.010 Pin 1 ->right side  
PD change to 20.K0228.010 Pin 1 -> right side  
do not swap net



## SATA HDD LED




Pin 1	5V_S5	
Pin 2	FRONT_PWRLED#_56_R	AC IN
Pin 3	5V_S0	
Pin 4	MEDIA_LED#_R	HDD
Pin 5	3G_LED#_R	3G
Pin 6	3D3V_S0	
Pin 7	WLAN_LED#_R	WLAN
Pin 8	KBC_PWRBTN#_1	Power button
Pin 9	FRONT_PWRLED#_Q	Power LED
Pin 10	GND	



1208 -SC

	WLAN_LED_OFF#	WLAN_TEST_LED	WWAN_LED
WLAN ON Always on	L	H	L
WLAN ON (flash)	H	L	L
WWAN_ON	L	L	H
WLAN ON WWAN_ON	L	L	H



Hynix 1G 800M N11PGV SKU



3D3V\_AUX\_S5  
*Del Aux Power schematic,  
 it is not necessary for reservation*




# Run Power




PM_SLP_S3#	1D5V_S0_DDR	1D5V_S0_PWRGD	0D75_S0
0	0	0	0
1	1	1	1




**ISL62883 VCC\_CORE**




**TPS51123 5V/3D3V**




**RT9026 0D75V\_S0**




**RT9025 1D8V**




**RT9025 1D5V**




**Charger BQ24745**



**Adapter**




**RT8209B 1D05V**




Hynix 1G 800M N11PGV SKU


<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai WU Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Power Block Diagram</b>			
Title	Document Number		Rev
	<b>JE43-CP</b>		<b>-1</b>
Date:	Wednesday, November 24, 2010	Sheet	46 of 69



20100717



20101020



20101108

20101109


20101117

20101122

20100815

20101117

20101108



Intel support POC (power on current).


Hynix 1G 800M N11PGV SKU

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ISL62882 CPU CORE ( 1/2 )**

Size: Document Number Rev: -1

Date: Wednesday, November 24, 2010 Sheet 47 of 69








Vcc\_core  
Iomax=48A  
OCP>72A



Hynix 1G 800M N11PGV SKU

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
ISL62882 CPU CORE ( 2/2 )		
Size	Document Number	Rev
	JE43-CP	-1
Date:	Wednesday, November 24, 2010	Sheet 48 of 69



Iomax=5A  
OCP>7.5A

20100717

68.3R31A.10V  
Mag, 6.86\*6.74\*3  
IND-3D3UH  
DCR=28-30mohm  
Irating=6A, Isat=13.5A

20100720

20100720

20100717

68.3R31A.10V  
Mag, 6.86\*6.74\*3  
IND-3D3UH  
DCR=28-30mohm  
Irating=6A, Isat=13.5A

Iomax=6A  
OCP>9A

20100717



79.22710.3EL  
LELON  
SE220U, 6.3V  
ESR:<14mohm, Iripple:3.16A

20100717

79.22710.3EL  
LELON  
SE220U, 6.3V  
ESR:<14mohm, Iripple:3.16A


Close to VFB Pin (pin5)

Close to VFB Pin (pin2)




Hynix 1G 800M N1PGV SKU

# RT8207LE for 1D5V and 0D75V







Hynix 1G 800M N11PGV SKU

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: RT8209B 1D5V			
Size	Document Number	JE43-CP	Rev -1
Date: Wednesday, November 24, 2010	Sheet 50	of	69




# RT8209E for VCCP



**20100717**  
 79.33719.L01  
 Panasonic  
 SE330U , 2V  
 ESR:9mohm, Iripple:3A


13,45,47,50,52 ALL\_PWRGD >>>  
 13,40,45,50,52,54,55 PM\_SLP\_S3# >>>

because of 1.05V\_S0 and 1.05V\_VTT combin together  
 use PM\_SLP\_S3# Enable 1.05V power




# RT9025 for 1D8V\_S0


20090915



Hynix 1G 800M N11PGV SKU

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>RT9025 1D8V/RT9026 0D75</b>	
Title	JE43-CP
Size	Document Number
Date: Wednesday, November 24, 2010	Sheet 52 of 69
Rev	-1

AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			



ADD A 24V ZENAR

20100706 Wayne

74.24745.073

20100719

20100717

84.07692.A37  
FDMC7692  
Id=13.3A, Qg=10-20nc,  
Rdson=9.5-11.5mohm

20100723  
68.4R71C.10K  
CYNTEC, 6.87x6.47x3.0  
L=4D7UH  
DCR=37-40mohm  
Irating=5.5A, Isat=10A

20101121

Hynix 1G 800M N11PGV SKU


**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CHARGER BQ24745**

Size: Document Number  
Custom: **JE43-CP** Rev: **-1**

Date: Wednesday, November 24, 2010 Sheet 53 of 69












**SSID = PWR.Plane.Regulator\_GFX**


N12P-GV and N11P-GV, PR6換成9.1K  
(part number: 64.91015.6DL), MOSFET 請用TPCA8065-H +TPCA8062-Hx2 上一下二




$V_{out} = 0.75V * (R1 + R2) / R2$   
 84.07686.A37  
 CYNTEC, 11.5\*10\*4  
 IND-D36UH  
 DCR=1.05mohm  
 Irating=30A, Isat=60A  
 Design Current = 21.94A  
 24.14A < OCP < 28.53A



RT8208A Muxless 08.073



P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
P8, P12	L	L	0.85V
P0 - HOT	L	H	0.90V
P0 - COLD	H	L	0.95V
	H	H	



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 1.5UH PCMC104T-1R5MN Cynotec DCR:4.2mohm Isat =33Arms 68.1R510.10J  
 O/P cap: 330U 2V EEPFSX0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01  
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mOhm@4.5Vgs/ 84.00460.037

Switching freq-->350KHz

Frequency setting
470K -->165KHz
200K -->323KHz
100K -->500KHz

N12P\_GS

P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
P8, P12	L	L	0.825V
P0 - HOT	L	H	0.975V
P0 - COLD	H	L	1.05V
	H	H	

N12P\_GV

P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
P8, P12	L	L	0.85V
P0 - HOT	L	H	1.00V
P0 - COLD	H	L	1.02V
	H	H	


N12P GS: PR11=10K, PR14=100K, PR13=49.9K, PR15=33.2K  
 N12P GV: PR11=10K, PR14=75K, PR13=49.9K, PR15=43K  
 N11P GV: PR11=10K, PR14=75K, PR13=150K, PR15=75K

33.2K=64.33225.6DL  
 43K=64.43025.6DL  
 75K=64.75025.6DL  
 100K=64.10035.6DL  
 150K=64.15035.6DL


Hynix 1G 800M N11PGV SKU

**+3VS to 3.3V\_DELAY Transfer**


**+3VS to 3.3V\_DELAY Transfer**



**1D5V\_VGA\_S0**




**1.05V to 1.05V\_VGA\_S0 Transfer**



**RT9025 for 1D8V\_VGA**

**+3VS to 1.8V Transfer**




1D8V\_S0\_NV = IFFA\_IOVDD & IFPB\_IOVDD, it should be the latest ramp up rail.


Hynix 1G 800M N11PGV SKU

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
<b>DISCRETE VGA POWER</b>	
Title <b>JE43-CP</b>	Rev <b>-1</b>
Date: Wednesday, November 24, 2010	Sheet 56 of 69

# Adaptor in to generate DCBATOUT



# BATTERY CONNECTOR









Pin Definition:

1	GND	Batt-, Battery Negative Terminal
2	GND	Batt-, Battery Negative Terminal
3	SMD	SMBus data interface I/O pin
4	SMC	SMBus clock interface I/O pin
5	TH	Connect to Resistor to GND (10kΩ to GND)
6	BI	System present pin, low active
7	BATT+	Batt+, Battery Positive Terminal
8	BATT+	Batt+, Battery Positive Terminal

Hynix 1G 800M N11PGV SKU

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>AD/BATT CONN</b>		
Size	Document Number	Rev
	<b>JE43-CP</b>	<b>-1</b>
Date	Wednesday, November 24, 2010	Sheet 57 of 69



20100920

Hynix 1G 800M N11PGV SKU

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **EMI/Spring/Boss**

Size	Document Number	Rev
	<b>JE43-CP</b>	-1

Date: Wednesday, November 24, 2010 Sheet 58 of 69

## Check test point

~~delete 3D3V\_S0 test point~~



Test Point放在Dimm Door打開可量測處

Hynix 1G 800M N11PGV SKU

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**AFTE TP**

Size

Document Number


**JE43-CP**

Rev








-1

Date: Wednesday, November 24, 2010







Sheet 59 of 69






### LVDS Interface







# VGA Thermal sensor 787



Configuration	Vendor	Straps	Manufacturer Part Number	Speed Bin (MHz)
64Mx16 DDR3	Hynix	3x2	H5T1G63CFR-11C	800/800
	Samsung	3x3	K4W1G1648E-HC11	900
	Samsung	TD	K4W1G1648E-BC11	900/900
	Hynix	3x0	H5T1G63CFR-12C	800
	Samsung	3x1	K4W1G1648E-HC12	800

### NVIDIA TABLE

	Hynix 2G 0110 128*16*8	Hynix 1G 0010 64*16*8 800MHZ	Samsung 1G 0011 64*16*8 800MHZ	Samsung 512 64*16*4 800MHZ	Samsung 2G 0111 128*16*8 800MHZ
RO_M_SIPD	34.8Kohm	15Kohm	20Kohm	20Kohm	45Kohm
R8627	64.34825.6DL	64.15025.6DL	64.20025.6DL	64.20025.6DL	64.45325.6DL

```



GPU_ROM_ST for 10bit for 20bit for 10bit for 20bit
Hynix VGRAM Hynix VGRAM Samsung VGRAM Samsung VGRAM
RAM_CPGI[0]= RAM_CPGI[0]= RAM_CPGI[1]= RAM_CPGI[1]=
RAM_CPGI[1]= RAM_CPGI[1]= RAM_CPGI[1]= RAM_CPGI[1]=
RAM_CPGI[2]= RAM_CPGI[2]= RAM_CPGI[2]= RAM_CPGI[2]=
RAM_CPGI[3]= RAM_CPGI[3]= RAM_CPGI[3]= RAM_CPGI[3]=

GPU_ROM_S0 VBA_DEVICEM 0 (low bit)
SRM_AJZ_AJZB =0
FR_0_BAR_SIZE =0
XCLR_417 =0 (High bit)


GPU_ROM_SCLKE PEK_PIL_BN_TFRM =0
SLAT_CLK_CFG =1
SRM_VENUEB =0
PVE_DEVISE[4] =-1
    
```

### TABLE NVIDIA

	71.0N12P.EUO	71.0N12P.A0U	N11P-GE Fermi DEV ID: 0x0DF1 (0001)	N11P-GS Fermi DEV ID: 0x0DF0 (0000)	N12P-GV DEV ID: 0x0DF5 (0101)
STRAP2 PU R8634	25Kohm 64.24925.6DL	45Kohm 64.45325.6DL	10Kohm 63.10334.1DL	5Kohm 64.49915.6DL	30Kohm 64.30025.6DL




# EDP 50A (TDP 37W)



VGA10		15 OF 16	
AA11	GND	E15	GND
AA12	GND	E18	GND
AA13	GND	E24	GND
AA14	GND	E27	GND
AA15	GND	E30	GND
AA16	GND	E6	GND
AA17	GND	E9	GND
AA18	GND	F2	GND
AA19	GND	F31	GND
AA2	GND	F34	GND
AA20	GND	F5	GND
AA21	GND	J2	GND
AA22	GND	J31	GND
AA23	GND	J34	GND
AA24	GND	J5	GND
AA25	GND	L8	GND
AA34	GND	M11	GND
AA5	GND	M13	GND
AA12	GND	M15	GND
AB14	GND	M17	GND
AB16	GND	M19	GND
P21	GND	M2	GND
P23	GND	M21	GND
P25	GND	M23	GND
R11	GND	M25	GND
R12	GND	M31	GND
R13	GND	M34	GND
R14	GND	M5	GND
R15	GND	M11	GND
R16	GND	M15	GND
R17	GND	M17	GND
R18	GND	M19	GND
R19	GND	M2	GND
R20	GND	M21	GND
R21	GND	M23	GND
R22	GND	M25	GND
R23	GND	M31	GND
R24	GND	M34	GND
R25	GND	M5	GND
AE11	GND	M11	GND
AE12	GND	M15	GND
AE13	GND	M17	GND
AE14	GND	M19	GND
AE15	GND	M2	GND
AE16	GND	M21	GND
AE17	GND	M23	GND
AE18	GND	M25	GND
AE19	GND	M31	GND
AE20	GND	M34	GND
AE21	GND	M5	GND
AE22	GND	M11	GND
AE23	GND	M15	GND
AE24	GND	M17	GND
AE25	GND	M19	GND
AG1	GND	M2	GND
AG2	GND	M21	GND
AG31	GND	M23	GND
AG34	GND	M25	GND
AK1	GND	M31	GND
AK2	GND	M34	GND
AK3	GND	M5	GND
AK34	GND	M11	GND
AK5	GND	M15	GND
AL12	GND	M17	GND
AL15	GND	M19	GND
AL18	GND	M2	GND
AL21	GND	M21	GND
AL24	GND	M23	GND
AL27	GND	M25	GND
AL30	GND	M31	GND
AL6	GND	M34	GND
AL9	GND	M5	GND
AN2	GND	M11	GND
AN34	GND	M15	GND
AP12	GND	M17	GND
AP15	GND	M19	GND
AP18	GND	M2	GND
AP21	GND	M21	GND
AP24	GND	M23	GND
AP27	GND	M25	GND
AP3	GND	M31	GND
AP30	GND	M34	GND
AP33	GND	M5	GND
AP6	GND	M11	GND
AP9	GND	M15	GND
B12	GND	M17	GND
B15	GND	M19	GND
B21	GND	M2	GND
B24	GND	M21	GND
B27	GND	M23	GND
B3	GND	M25	GND
B30	GND	M31	GND
B33	GND	M34	GND
B6	GND	M5	GND
B9	GND	M11	GND
C2	GND	M15	GND
C34	GND	M17	GND
E12	GND	M19	GND
E12	GND	M2	GND
E12	GND	M21	GND
E12	GND	M23	GND
E12	GND	M25	GND


Hynix 1G 800M N11PGV SKU

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
<b>GPU DPPWR/GND(55)</b>			
Size	Document Number	Rev	
Custom	<b>JE43-CP</b>	<b>-1</b>	
Date:	Wednesday, November 24, 2010	Sheet	64 of 69







DIS\_Muxless

Hy2GX8\_VR.2GB0G.001,Sam1GX8\_VR.1GB0B.006,,Hy1GX4\_VR.1GB0G.004,Sam512X4\_VR.1GB0B.006



DIS\_Muxless





Hynix 1G 800M N11PGV SKU

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: GPU-VRAM1,2 (1/4)

Size A3	Document Number	Rev
	<b>JE43-CP</b>	<b>-1</b>
Date: Wednesday, November 24, 2010	Sheet 65 of 69	



**FB CMD mapping Mode D-N12x**

- VRAM SAMSUNG 1Gb VR.1GB0B.006
- VRAM HYNIX 1Gb VR.1GB0G.004
- VRAM HYNIX 2Gb VR.2GB0G.001




Hynix 1G 800M N11PGV SKU



**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**



Size A3	Document Number	Rev
Date: Wednesday, November 24, 2010	<b>JE43-CP</b>	<b>-1</b>
Sheet 66	of 69	



VRAM SAMSUNG 1Gb VR.1GB0B.006  
 VRAM HYNIX 1Gb VR.1GB0G.004  
 VRAM HYNIX 2Gb VR.2GB0G.001





DG requires 4x0.1uF and 8x1.0uF per VRAM chip




Hynix 1G 800M N11PGV SKU

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		GPU-VRAM5,6 (3/4)	
Size	Document Number	Rev	
Custom	JE43-CP	-1	
Date:	Wistron: November 24, 2010	Sheet	67 of 69



VRAM SAMSUNG 1Gb VR.1GB0B.006  
 VRAM HYNIX 1Gb VR.1GB0G.004  
 VRAM HYNIX 2Gb VR.2GB0G.001



**CLOSE TO THE MEMORY**



Hynix 1G 800M N11PGV SKU

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRM7,8 (4/4)**

Size: Document Number

Custom: **JE43-CP** Rev: -1

Date: Wednesday, November 24, 2010 Sheet: 68 of 69

Hylix 1G 800M N1PGV SKU

緯創資通

Wistron Corporation

2/F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>Modify History</b>		
Size	Document Number	Rev
	<b>JE43-CP</b>	-1
Date: Wednesday, November 24, 2010		
Sheet	69	of 69