

ACER_SJM31

MAIN BOARD

2009.05.04

DATE	CHANGE NO.	REV
Monday, May 04, 2009	2009.ECO-006289	A

DRAWER	EE	DATE	POWER	DATE	TITLE
DESIGN					ACER SJM31
CHECK RESPONSIBLE					
SIZE:				VER:	SIZE CODE DOC NUMBER REV
FILE NAME: XXXXXXXXXXXXX					C CS D-CS-1310A22753-0-ALG B
PIN XXXXXXXXXXXXX					SHEET 1 of 38


1. Schematic Page Description :

Montevina Schematic Ver : A02

- 1. Title
- 2. Schematic Page DESCR
- 3. Block Diagram
- 4. Annotations
- 5. Schematic Modify
- 6. Timing Diagram
- 7. Power Block Diagram
- 8. Adaptor in/Charge
- 9. 5VLA/5VA/3VA
- 10. 3VS/5VS/1.5V (DDR3)
- 11. 1.05VS/1.5S/1.8V/1.5VA
- 12. Power Latch/1.5VS/SCREW HOLE
- 13. CPU Core Power
- 14. GPU Core Power
- 15. Penryn Processor(1/2)
- 16. Penryn Processor(2/2)
- 17. CPU Thermal
- 18. Cantiga Host(1/6)
- 19. Cantiga DMI/Graph(2/6)
- 20. Cantiga DDRII(3/6)
- 21. Cantiga Power(4/6)
- 22. Cantiga Power(5/6)
- 23. Cantiga Ground(6/6)
- 24. Clock Generator
- 25. DDR3 SDRAM SO-DIMM0
- 26. DDR3 SDRAM SO-DIMM1
- 27. ICH9M CPU/IDE/SATA(1/4)
- 28. ICH9M PCI/PCIE/DMI/USB(2/4)
- 29. ICH9M GPIO(3/4)
- 30. ICH9M Power/GND(4/4)
- 31. LCD CNN/SATA/3G/WLAN
- 32. KBC ITE8512F
- 33. IO CN 1/3
- 34. IO CN 2/3
- 35. IO CN 3/3
- 36. Audio Codec

INVENTEC			
TITLE SJM31 (Penryn+Cantiga+ICH9M)SFF			
Schematic Page			
SIZE Custom	CODE CS	DOC NUMBER D-CS-1310A22782-0-ALG	REV A
SHEET		2	of 38

3. Block Diagram :



- 266MHz+/- x2 (CPU, NB)
- 100MHz+/- x7
- 48MHz x2 (ICH, SC)
- 33MHz x6
- 14MHz x2 (ICH, SIO)
- 27MHz/96MHz+/-x1

INVENTEC

TITLE
SJM31(Penryn+Cantiga+ICH9M)SFF
Block Diagram

SIZE Custom	CODE CS	DOC NUMBER D-CS-1310A22782-0-ALG	REV B
SHEET 1		3	of 38

4. Net name Description :

<http://hobi-elektronika.net>

Voltage Rails

DCIN	Primary DC system power supply
+5VLA	5.0V always on power rail by LATCH or ACIN
+5VA	5.0V always on power rail by ECPWON
+3VA	3.3V always on power rail by ECPWON
+5VS	5.0V switched power rail by SLP_S3#_3R
+3VS	3.3V switched power rail by SLP_S3#_3R
+1.8VS	1.8V switched power rail by SLP_S3#_3R

VCC CORE	Core Voltage for CPU
+1.05VS	1.05V power rail for AGTL+ termination/Core for GMCH by SLP_S3#_3R
+1.25VS	1.25V switched power rail by SLP_S3#_3R
+1.5VS	1.5V power rail for CPU PLL/DMI/PCIE/DDRIII DLLs for GMCH/Core/PCIE for ICH9m by SLP_S3#_3R

+1.5V	1.5V power rail for DDRII by SLP_S5#_3R
0.75VDDT_DDRIII	0.75V DDRII Termination Voltage by SLP_S3#_3R

Part Naming Conventions









- C = Capacitor
- CN = Connector
- D = Diode
- F = Fuse
- L = Inductor
- Q = Transistor
- R = Resistor
- RP = Resistor Pack
- U = Arbitrary Logic Device
- Y = Crystal and Osc

Net Name Suffix

- # = Active Low signal

5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer
Layer 4		Power Plane
Layer 5		Stripline Layer
Layer 6		Stripline Layer
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	95 ohm +/- 20%	95 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	95 ohm +/- 20%
DDR3 CLK	75 ohm +/- 20%	75 ohm +/- 20%
DDR3 Strobe	90 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	95 ohm +/- 20%
PCIE Bus	95 ohm +/- 20%	95 ohm +/- 20%
SDVO	95 ohm +/- 20%	95 ohm +/- 20%
SATA	95 ohm +/- 20%	95 ohm +/- 20%
USB	90 ohm +/- 20%	90 ohm +/- 20%
LVDS	95 ohm +/- 20%	95 ohm +/- 20%
Lan	95 ohm +/- 20%	95 ohm +/- 20%

Power Rail	Destination	Voltage	S0 Current
VCC_CORE	Penryn SFF HFM: LFM:	1.3319V-1.4375V-1.4591V 0.9221V-0.9625V-0.9739V	18A
1.05VS	Penryn SFF : AGTL+ termination Cantiga GS: Core Cantiga GS: PCIE Cantiga GS:Core+IMEL+HSIO Cantiga GS:VCC_GMCH Cantiga GS:VCCA_SM_CK and NCTF Cantiga GS:VCC_DMI Cantiga GS:VCCA_SM Cantiga GS:VTT ICH9M:VCC1_05 ICH9M:DMI ICH9M:CPU_IO	1V-1.05V-1.10V 0.997V-1.05V-1.102V 0.9975V-1.05V-1.1025V 0.9975V-1.05V-1.1025V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V	4.5A 8.7A 1.78A 2.898A 10.154A 37.95mA 456mA 747.5mA 852mA 1.634A 48mA 2mA
1.5VS	Penryn SFF PLL Cantiga GS: QDAC Cantiga GS: LVDS Cantiga GS: TVDAC Cantiga GS: Various PLLS analog supply Cantiga GS: VCC_SM_CK Cantiga GS: VCC_SM ICH9M:PCIE_ICH ICH9M:SATA_ICH ICH9M:VCC_GLAN Mini Card: Express Card:	1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.71V-1.8V-1.89V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V	130mA 0.5mA 60.31mA 35mA 485mA 149.5mA 3.1625A 646mA 1.342A 80mA 650mA
1.5V	Cantiga GS: DDRIII System Memory	1.425V-1.5V-1.575V	3.1A(800M) 4.1A(1067M)
0.75VDDT_DDRIII	DDRIII Terminator:	0.7125V-0.75V-0.7875V	1.0A
3VS	Cantiga GS: HV CMOS Cantiga GS: VCCS_TVDAC ICH9M:VCC3_3 ICH9M:VCCGLAN3_3 Thermal Sensor: Mini Card: UMTS Express Card: CLK Generator: ICS9LPRS365BKLF Mini Card: WirelessLan Bluetooth: Super I/O: IT8305E Azalia Codec: ALC262 Azalia MDC:	3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V	105.3mA 78mA 308mA 1mA 5mA 1.3A 500mA
1.8VS	DVI	3.0V-3.3V-3.6V	120mA
3VA	ICH9M: RTC ICH9M:VCCSUS3_3 ICH9M:VCCCL3_3 ICH9M:VCCLAN3_3 LCD: Lan:AR8131 Azalia MDC: Flash ROM: BIOS	2V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V	6uA 212mA 73mA 78mA 2A 1A
5VS	Cardreader: RTS5159 Azalia Codec: ALC269 HDD: SATA ODD: SATA Audio AMP: G1432 Inverter: WebCam	3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V	Max: 1.5A ; R/W: 460mA ; STDBY: 70mA Max: 1.5A ; R/W: 900mA ; STDBY: 45mA
5VA	USB: x 2 ports USB	5VA 5VA	2A 1.5A
5VLA	Control Power		
3VLA	EC: ITE8512E	3.0V-3.3V-3.6V	300mA

INVENTEC
 TITLE: **SJM31(Penryn+Cantiga+ICH9M)SFF**
 ANNOTATIONS
 SIZE: Custom CODE: CS DOC NUMBER: D-CS-1310A22782-0-ALG REV: 8
 SHEET: 4 of 38

6.Schematic modify Item and History :

- 2009.0108
1. ADD USB P3 for Docking, USB P5 for Finger printer,
Modify CN5 -----P28
 2. Modify CN20 to 50pin-----P33
 3. Move PWR_SWIN# from CN14 to CN20
 4. ADD TPM module-----P34

- 2009.0109
1. ADD DOCK_USB_EN, DOCK_CRT_IN#-----P32,33

- 2009.0112
1. Change power item: R490,R291,BAT CNN TH PIN

AX1 to A01 change list

1. Change AD_ON circiut for Green adaptor PC. (Page 12)
2. Change thermal shut down control by PM_ICH_PWROK from ALL_SYSPWRGD. (Page 17)
3. Add PCIE I/F to 3G mini card connector for support EM772 (Page24, Page28, Page31)

A01 to A02 change list (JM31 A02, SJM31 A01)

1. Add EC_3VLA soft start circuit --- Change R480 to NU, Add Q28, R378,R738,C374,R299,Q118,R739,C376 (Page 9)
2. Add 3VA porotect diode --- Add D35 (Page 9)
3. For green adaptor --- Change C419 from 0.1uf to 4.7uF , Add Q120, R744,R742,R743 (Page 8, 12)
4. For power consumption --- Change Q37,Q50,Q51 from 6015B0090401 to 6015B0082201, Change Q54,Q38,Q48 from 6015B0086301 to 6015B0089301.(Page 8, 10, 11)
5. Change R29,R30,R31,R32,R33,R34,R35 from 0 Ohm to short pad. (Page 13)
6. For safty ---- Change R231 from 0 Ohm to 330 Ohm, R226 from 665 Ohm to 330 Ohm. (Page 27)
- 7.For 3G leakage ---- Delete R220,R211 (Page 29)
8. Delete reverse HW timing circuit. ---- Delete U7,D13,R237,C376,U9,U8,D9,R222,C327 (Page 29, 32)

A02 for SJM31 change list

1. R513 change to 470 for SJM31 TP lock LED


INVENTEC			
TITLE SJM31(Penryn+Cantiga+ICH9M)SFF			
Schematic Modify			
SIZE Custom	CODE CS	DOC NUMBER D-CS-1310A22782-0-ALG	REV B
1 SHEET		3 of 38	

SYSTEM POWER ON/OFF SEQUENCE


<http://hobi-elektronika.net>

Drawing : Wendy, Huang


Power on/off sequence AC insert (without Battery Pack)




Power on/off sequence Battery insert (without AC adapter)




Power on/off sequence AC insert (with charge over 95%)




Power on/off sequence AC insert (without charge over 95%)



Suspend And Resume Sequence (S3)



Power on/off sequence after windows shutdown (WOL enable)



INVENTEC


TITLE: SJM31(Penryn+Cantiga+ICH9M)S1P
Time Diagram

SIZE: Custom	CODE: CS	DOC-NUMBER: D-CS-1310A2752-0-ALG	REV: B
--------------	----------	----------------------------------	--------


CHANGE by: Miles Liu | DATE: Monday, May 04, 2009 | SHEET: 6 of 36

Power Block Diagram :

<http://hobi-elektronika.net>




INVENTEC			
TITLE: SJM31(Penryn+Cantiga+ICH9M)SFF			
Power Block Diagram			
SIZE	CODE	DOC NUMBER	REV
C	CS	D-CS-1310A22782-0-ALG	B
SHEET		7	of 38




For BAP31
 For JM31, SJM31
For Green PC



INVENTEC			
TITLE: SJM31(Penryn+Contiga+ICH9M)SFF			
Adapter In / Charge			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A22752-0-ALG	B
CHANGE by Miles Liu		DATE Monday, May 04, 2009	SHEET 8 of 38



For Green PC




Modify @ 03/27




OK

INVENTEC			
TITLE: SJM31(Penryn+Cantiga+ICH9M)SFF			
SVLA/SVA/SVLA/SVA			
SIZE	CODE	DWG NUMBER	REV
Custom	CS	D-CS-1310A22752-D-ALG	B
SHEET		8	of 38


1.5A




1.5V@8A






5A



5A





INVENTEC
TITLE: **SJM31(Penryn+Cantiga+ICH9M)SFF**
3V3/5V/1.5V (DDR3)
SIZE: Custom CODE: CS DOC NUMBER: D-CS-1310A22752-0-ALG REV: B
SHEET: 19 of 38






INVENTEC
 TITLE: **SJM31(Penryn+Cantiga+ICH9M)** SFF
 SIZE: Custom CODE: CS DOC NUMBER: 1.05VS/1.5S/1.8V/1.5VA REV: B
 SHEET: 11 of 38


1.5VS






EMI Cap

10,19,21,22,25,28	1.5V	C300	0.1uF 25V -20%+80% 0402 Y5V	8,9,10,11,13,14,31	DCIN	
		C14	0.1uF 25V -20%+80% 0402 Y5V	8,9,10,11,13,14,31	DCIN	
		C16	0.1uF 25V -20%+80% 0402 Y5V	8,9,10,11,13,14,31	DCIN	
		C7	0.1uF 25V -20%+80% 0402 Y5V	8,9,10,11,13,14,31	DCIN	
		C4	0.1uF 10V 10% 0402 X7R	10,11,13,14,15,17,19,22,24,25,26,27,28,29,30,31,32,33,34,35,36	3VS	
		C5	0.1uF 10V 10% 0402 X7R	9,10,11,13,27,28,29,30,31,32,33,34,35	3VA	
		C150	0.1uF 10V 10% 0402 X7R	14,21	VGFX_CORE	
		C8	0.1uF 10V 10% 0402 X7R	10,11,13,14,15,17,19,22,24,25,26,27,28,29,30,31,32,33,34,35,36	3VS	
		C303	0.1uF 10V 10% 0402 X7R	10,11,13,14,15,17,19,22,24,25,26,27,28,29,30,31,32,33,34,35,36	3VS	
		C329	0.1uF 10V 10% 0402 X7R	10,11,13,14,15,17,19,22,24,25,26,27,28,29,30,31,32,33,34,35,36	3VS	
		C433	0.1uF 10V 10% 0402 X7R	9,10,11,13,14,30,33,34,35	3VS	
		C474	0.1uF 10V 10% 0402 X7R	10,11,13,14,15,17,19,22,24,25,26,27,28,29,30,31,32,33,34,35,36	3VS	
		C505	0.1uF 10V 10% 0402 X7R	10,11,13,14,15,17,19,22,24,25,26,27,28,29,30,31,32,33,34,35,36	3VS	
		C372	0.1uF 10V 10% 0402 X7R	9,10,11,13,14,30,33,34,35	3VA	
		C196	0.1uF 10V 10% 0402 X7R	9,10,11,13,14,30,33,34,35	3VA	
		C52	0.1uF 10V 10% 0402 X7R	9,10,11,13,14,30,33,34,35	3VA	
		C132	0.1uF 10V 10% 0402 X7R	10,11,13,14,15,17,19,22,24,25,26,27,28,29,30,31,32,33,34,35,36	3VS	
		C147	0.1uF 10V 10% 0402 X7R	10,25,26	PWR_DIMM_VTT	
		C153	0.1uF 10V 10% 0402 X7R	16,22,27,28,30,31,36	1.5VS	
		C467	0.1uF 10V 10% 0402 X7R	10,11,13,14,15,17,19,22,24,25,26,27,28,29,30,31,32,33,34,35,36	3VS	
		C153	0.1uF 10V 10% 0402 X7R	16,22,27,28,30,31,36	1.5VS	
		C92	0.1uF 10V 10% 0402 X7R	16	1.05VS_CPU	
		C143	0.1uF 10V 10% 0402 X7R	10,17,29,30,31,32,33,34,35,36	16	1.05VS_CPU
		C71	0.1uF 10V 10% 0402 X7R	10,17,29,30,31,32,33,34,35,36	16	1.05VS_CPU
		C404	0.1uF 10V 10% 0402 X7R	8,9,10,11,13,14,30,33,34,35	13,16	VCORE_CPU
		C178	0.1uF 10V 10% 0402 X7R	9,10,11,13,14,30,33,34,35	13,16	VCORE_CPU
		C371	0.1uF 25V -20%+80% 0402 Y5V_NU	8,9,10,11,13,14,31	DCIN	
		C355	0.1uF 25V -20%+80% 0402 Y5V_NU	8,9,10,11,13,14,31	DCIN	
		C12	0.1uF 25V -20%+80% 0402 Y5V_NU	8,9,10,11,13,14,31	DCIN	
		C371	0.1uF 25V -20%+80% 0402 Y5V_NU	8,9,10,11,13,14,31	DCIN	












A# [32-39], APM# [0-1]: Leave escape routing on for future functionality




Zo=55ohm, 0.5" max for GTLREF, Space any other switch signals away from GTLREF with a minimum of 25mils.
 Don't allow the GTLREF routing to create splits or discontinuities in the reference planes of the FSB signals


H_PWRGD rise time : Max : 15ns
 Comp0,2 connect with Zo=27.4ohm, make trace length shorter than 0.5" and width is 18mils.
 Comp1,3 connect with Zo=55ohm, make trace length shorter than 0.5" and width is 5mils

INVENTEC
 SJM31 (Penryn+Cantiga+ICH9M) SFF
 Penryn Processor (L2)


SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A222-02-ALG	1
CHANGE BY		DATE	SHEET
Miles Liu		Monday, May 04, 2009	16 of 38




Route VCCSENSE and VSSSENSE traces at 27.4 ohms. Place PU and PD within 2 inch of CPU



Trace should be 10-mil wide with 20-mil spacing



Route M_OCDCMOP 0&1 as short as possible




Place 150ohm termination resistor close to GMCH

As close as possible to GMCH and Minimum spacing of 20 mils away from any toggle signals
 When the display is completely white , the RGB voltage is between 665mV to 770mV by VESA Spec
 If meet , CRT_REF resistor value is optimal

Cantiga Strapping:

	Low	High
MCH_CFG5	DMIX2	DMIX4
MCH_CFG6(ITPM Host I/F)	Enable	Disable(default)
MCH_CFG7(TLS confidentiality)	With	With no(default)
MCH_CFG9 (PCIe Graphic Lane)	Reverse Lane	Normal Operation
MCH_CFG10 (PCIe loopback)	Enable	Disable(default)
MCH_CFG12 (ALLZ)	Enable	Disable(default)
MCH_CFG13(XOR)	Enable	Disable(default)
MCH_CFG16 (FSB Dynamic ODT)	Dynamic ODT Disable	Dynamic ODT Enable
MCH_CFG19 (DMI Lane Reversal)	Normal	Lanes Reversed
MCH_CFG20	Only SDVO or PCIe x1 is operation	Only SDVO or PCIe x1 with PEG port






INVENTEC

FILE: **SJM31(Pearyn+ Cantiga+ ICH9M)SFF**
 Cantiga DMI/Graph2/6

SIZE: 19 of 36
 CODE: D-CP-1510M2732-3-ALG
 DOC NUMBER: 19
 REV B

CHANGE by: Miles Liu DATE: Monday, May 04, 2009





MTO_Cantiga SFF FCBGA 1363P INTEL 6019B0621701


INVENTEC

TITLE: **SJM31(Penryn+Contiga+ICH9M)SFF**

SIZE: Custom CODE: CS DOC NUMBER: D-CS-1310/02732-9-ALG REV: 8

SHEET: 21 of 36

CHANGE by: Miles Liu DATE: Monday, May 04, 2009



INVENTEC
 TITLE: **SJM31(Pearyn+Cantiga+ICH9M)SFF**
 Cantiga Power(S16)
 SIZE: Custom CS SHEET 22 of 36
 DOC NUMBER: D-CS-1310422702-0-ALG
 REV: 5
 CHANGE by: Miles Liu DATE: Monday, May 04, 2009

DMI Routing Guideline

PCIE Routing Guideline





Table with 4 columns: Breakout/in LA/LZ, Main Route LB/LY, Main Route LD/LV, Breakout/in LE/LV. Rows describe routing rules for Microstrip, Stripline, and Stripline configurations.

Table with 3 columns: Parameter, Main Route Guideline, Breakout Guideline. Lists various routing parameters like Impedance, Trace Width, Pair-Pitch, etc., with their respective guidelines.

*** When routing near the edge of their reference plane, trace should maintain at least 40 mils space to the edge of the plane

*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils










Table with 4 columns: Breakout/in LA/LZ, Main Route LB/LC/LY, Main Route LD/LW, Breakout/in LE/LV. Rows describe routing rules for Stripline and Microstrip configurations.

*** When routing near the edge of their reference plane, trace should maintain at least 40 mils space to the edge of the plane

*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils






INVENTEC logo and product information: SJM31(Penryn+Cantiga+ICH9M)SFF, Cantiga Ground(6/6), SIZE Custom, CODE CS, DOC NUMBER D-CS-1310A22782-0-ALG, REV B.



By Tony

FSA	F5B	F5C	F5B CLOCK FREQUENCY	HOST CLOCK FREQUENCY
1	1	0	667	166
0	1	0	800	200
0	0	0	1067	266




CR#_A:	Byte 5 bit 6=0--->SRC0 bit 6=1--->SRC2	BIT 7=1 (Enable)
CR#_C:	Byte 5 bit 2=0--->SRC0 bit 2=1--->SRC2	BIT 3=1 (Enable)
CR#_B:	Byte 5 bit 4=0--->SRC1 bit 4=1--->SRC4	BIT 5=1 (Enable)
CR#_D:	Byte 5 bit 0=0--->SRC1 bit 0=1--->SRC4	BIT 1=1 (Enable)
CR#_E:	SRC6 (Byte 6)	BIT 7=1 (Enable)
CR#_F:	SRC8 (Byte 6)	BIT 6=1 (Enable)
CR#_G:	SRC9 (Byte 6)	BIT 5=1 (Enable)
CR#_H:	SRC10 (Byte 6)	BIT 4=1 (Enable)

INVENTEC
 TITLE: **SJM31(Penryn+Cantiga+ICH9M)SFF**
 Clock Generator

SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A22782-0-ALG	6

CHANGE by: Miles Liu DATE: Monday, May 04, 2009
 SHEET 24 of 36

SO-DIMMO



Other signal 20mil
M_VREF 20mil
Other signal 20mil

160mil

Place these 0.1uF caps near So-Dimm0 pin79-pin115 area

Place these 2.2uF caps near So-Dimm1


OK

INVENTEC
TITLE: SJM31(Penryn+Catiga+ICH9M)SFF
DDR3 SDRAM SO-DIMMO

SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A22782-0-ALG	6
SHEET		25	of 36


CHANGE by: Miles Liu DATE: Monday, May 04, 2009

SO-DIMM1



Place these 0.1uF caps near So-Dimm1 pin79-pin115 area

Place these 2.2uF caps near So-Dimm0




INVENTEC
 TITLE: SJM31(Penryn+Cantiga+ICH9M)SFF
 DDR3 SDRAM SO-DIMM1

RTC Circuit

<http://hobi-elektronika.net>


1. RC delay time should be in the range of 15-25ms
2. It is recommended that this larger capacitor and small resistor value in order to reduce the likelihood of glitching of RTCRST#

1. The ICH7m requires a length less than 1 inch on each branch (from crystal's terminal to RTCXn ball)
2. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
3. On FR-4, a 5-mils trace has approximately 2pF per inch
4. Trace signal coupling must limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and RTCX2
5. Ground guard plane is highly recommended





For JM31, SJM31 For BAP31

For Green PC



123
CABLE, ROUND, 3POS, 75mm, I, RTC_NU
6027B0066801
RTC Battery Life :
220mAh(220000uAh) / 6uA = 4.2 year



XOR Chain Entrance Strap - to be updated	ICH TP3	HDA SDOOUT	Description
0	0	0	RSDV9
0	1	0	Enter XOR Chain
1	0	0	Normal Operation (Default)
1	1	1	Gen. PCIE port config bit 1

Short pins AG1 and AG2 at the package




By Tony

INVENTEC


TITLE: **SJM31(Penryn+Cantiga+ICH9M)SFF**

IC19M CPU/IDE/SATA(L14)



SIZE Custom	CODE CS	DOC NUMBER D-CS-1310A22782-0-ALG	REV 8
SHEET 27		of 38	



ICH9m strap




PMU P/U



BIOS ID setting


Project	MB_ID3 GPIO 39	MB_ID2 GPIO 1	MB_ID1 GPIO 7	MB_ID0 GPIO 17
JM31 (UMA)	1	1	1	1
SJM31 (UMA)	1	1	1	0
BAP31 (UMA)	1	1	0	1
	1	1	0	0
	1	0	1	1
	1	0	1	0
	0	1	1	0
	0	1	0	1
	0	1	0	0
	0	0	1	1
	0	0	1	0
	0	0	0	1
	0	0	0	0



INVENTEC


TITLE: **SJM31(Penryn+Cantiga+ICH9M)SFF**
 ICH9M GPIO(3/4)

SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A2272-0-ALG	8
SHEET		29	of 38



U18E	U18E	U18E	
B4	VSS001	VSS107	
B7	VSS002	VSS108	
B10	VSS003	VSS109	
B13	VSS004	VSS110	
B16	VSS005	VSS111	
B19	VSS006	VSS112	
B22	VSS007	VSS113	
B25	VSS008	VSS114	
B28	VSS009	VSS115	
B31	VSS010	VSS116	
B34	VSS011	VSS117	
B37	VSS012	VSS118	
B40	VSS013	VSS119	
B43	VSS014	VSS120	
B46	VSS015	VSS121	
B49	VSS016	VSS122	
B52	VSS017	VSS123	
B55	VSS018	VSS124	
B58	VSS019	VSS125	
B61	VSS020	VSS126	
B64	VSS021	VSS127	
B67	VSS022	VSS128	
B70	VSS023	VSS129	
B73	VSS024	VSS130	
B76	VSS025	VSS131	
B79	VSS026	VSS132	
B82	VSS027	VSS133	
B85	VSS028	VSS134	
B88	VSS029	VSS135	
B91	VSS030	VSS136	
B94	VSS031	VSS137	
B97	VSS032	VSS138	
B100	VSS033	VSS139	
B103	VSS034	VSS140	
B106	VSS035	VSS141	
B109	VSS036	VSS142	
B112	VSS037	VSS143	
B115	VSS038	VSS144	
B118	VSS039	VSS145	
B121	VSS040	VSS146	
B124	VSS041	VSS147	
B127	VSS042	VSS148	
B130	VSS043	VSS149	
B133	VSS044	VSS150	
B136	VSS045	VSS151	
B139	VSS046	VSS152	
B142	VSS047	VSS153	
B145	VSS048	VSS154	
B148	VSS049	VSS155	
B151	VSS050	VSS156	
B154	VSS051	VSS157	
B157	VSS052	VSS158	
B160	VSS053	VSS159	
B163	VSS054	VSS160	
B166	VSS055	VSS161	
B169	VSS056	VSS162	
B172	VSS057	VSS163	
B175	VSS058	VSS164	
B178	VSS059	VSS165	
B181	VSS060	VSS166	
B184	VSS061	VSS167	
B187	VSS062	VSS168	
B190	VSS063	VSS169	
B193	VSS064	VSS170	
B196	VSS065	VSS171	
B199	VSS066	VSS172	
B202	VSS067	VSS173	
B205	VSS068	VSS174	
B208	VSS069	VSS175	
B211	VSS070	VSS176	
B214	VSS071	VSS177	
B217	VSS072	VSS178	
B220	VSS073	VSS179	
B223	VSS074	VSS180	
B226	VSS075	VSS181	
B229	VSS076	VSS182	
B232	VSS077	VSS183	
B235	VSS078	VSS184	
B238	VSS079	VSS185	
B241	VSS080	VSS186	
B244	VSS081	VSS187	
B247	VSS082	VSS188	
B250	VSS083	VSS189	
B253	VSS084	VSS190	
B256	VSS085	VSS191	
B259	VSS086	VSS192	
B262	VSS087	VSS193	
B265	VSS088	VSS194	VSS195
B268	VSS089	VSS196	VSS197
B271	VSS090	VSS198	VSS199
B274	VSS091	VSS199	VSS200
B277	VSS092	VSS201	VSS202
B280	VSS093	VSS203	VSS204
B283	VSS094	VSS205	VSS206
B286	VSS095	VSS207	VSS208
B289	VSS096	VSS209	VSS210
B292	VSS097	VSS211	VSS212
B295	VSS098	VSS213	VSS214
B298	VSS099	VSS215	VSS216
B301	VSS100	VSS217	VSS218
B304	VSS101	VSS219	VSS220
B307	VSS102	VSS221	VSS222
B310	VSS103	VSS223	VSS224
B313	VSS104	VSS225	VSS226
B316	VSS105	VSS227	VSS228
B319	VSS106	VSS229	VSS230

INVENTEC
TITLE: **SJM31(Penryn+Cantiga+ICH9M)SFF**
IC: **ICH9M Power/GND(44)**
SIZE: CS DOC NUMBER: REV: 6
CUSTOMER: D-CS-1310422792-0-ALG SHEET: 30 of 38




INVENTEC
 TITLE: SJM31(Penryn+Cantiga+ICH9M)SFF
 KBC ITR8512F

SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A22752-D-ALG	B

CHANGE by Miles Liu DATE Monday, May 04, 2009
 SHEET 32 of 38


VGA Board CN

(CRT+ PWR SW)




OK

Bluetooth CON.




OK

GLIDE PAD Board



For BAP31 only


WEB Cam.



OK

AUDIO Board CN

(Audio JACK+1USB)






OK

INVENTEC

TITLE			
SJM31(Penryn+Cantiga+ICH9M)SFF			
Daughter Connector			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A2232-0-ALG	B
SHEET		33	36



To K/B(For JM31,BAP31)

To K/B (For SJM31)





SW (FOR SJM31)


SW Sensor BOARD(For JM31,SJM31)




SW (FOR JM31,BAP31)




MB(USB) TO EASY/B




MB(AUDIO) TO EASY/B(For BAP31)




SSD I/F




MB (RGB) TO EASY/B




Card Reader BOARD CN





TPM CN



USB Board CN (LAN+HDMI+2USB)



SW/B CN



INVENTEC			
TITLE			
SJM31(Penrya+Cantiga+ICH9M)SFF			
BDP			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A22732-0-ALG	B
SHEET		35	36

