


JV71-MV DDR3 Madison Block Diagram

Project code: 91.4FX01.001
 PCB P/N : 48.4FX01.01M
 REVISION : 09924 -1

SYSTEM DC/DC ISL62392 42	
INPUTS	OUTPUTS
DCBATOUT	SV_S5(6A) 3D3V_S5(7A) SV_AUX_S5 3D3V_AUX_S5
SYSTEM DC/DC TPS51124 43	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9A) 1DSV_S3(12A)
RT9026	44
1DSV_S3	DDR_VREF_S3 (1.2A)
RT9018	44
1DSV_S3	1D1V_S0(2A)
TPS51117	45
DCBATOUT	FBVDD(4A)
CHARGER ISL88731A 47	
INPUTS	OUTPUTS
DCBATOUT	BT+
CPU DC/DC ISL6266A 41	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 38A
VGA_CORE RT8202A 47	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 13A
GFXCORE ISL6263A 46	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE (7A)

PCB STACKUP

TOP	---	L1
GND	---	L2
S	---	L3
S	---	L4
GND	---	L5
BOTTOM	---	L6



ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSPLVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH [3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration



Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3 DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled

NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

JV71-MV DDR3 Madison

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Title	Document Number		
Size A3	JV71-MV DDR3 Madison		Rev -1
Date: Wednesday, October 28, 2009	Sheet 2	of 62	



ICS9LPRS365YGLFT setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#A enabled. Byte 5, bit 6 controls whether CR#A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#A controls SRC0 pair (default), 1 = CR#A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#B enabled. Byte 5, bit 6 controls whether CR#B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#B controls SRC1 pair (default) 1 = CR#B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR#C enabled. Byte 5, bit 2 controls whether CR#C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR#C controls SRC0 pair (default), 1 = CR#C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR#D enabled. Byte 5, bit 0 controls whether CR#D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#D controls SRC1 pair (default) 1 = CR#D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7 enabled (default) 1 = CR#F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR#F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11 enabled (default) 1 = CR#G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR#H controls SRC10

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

JV71-MV DDR3 Madison

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size: Document Number: **JV71-MV DDR3 Madison** Rev: **-1**

Date: Wednesday, October 28, 2009 Sheet 3 of 62

6 H_A#(35..3) <<<>> H_A#(35..3)

H_DINV#(3..0) <<>> H_DINV#(3..0) 6
H_DSTBN#(3..0) <<>> H_DSTBN#(3..0) 6
H_DSTBP#(3..0) <<>> H_DSTBP#(3..0) 6
H_D#(63..0) <<>> H_D#(63..0) 6

CPU1A 1 OF 4

CPU1B 2 OF 4

H_A#3 J4 A3#
H_A#4 L5C A4#
H_A#5 L4C A5#
H_A#6 K5C A6#
H_A#7 M3C A7#
H_A#8 N2C A8#
H_A#9 J1C A9#
H_A#10 N3C A10#
H_A#11 P5C A11#
H_A#12 P2C A12#
H_A#13 L2C A13#
H_A#14 P4C A14#
H_A#15 P1C A15#
H_A#16 R1C A16#
M1C A16#

H_REQ#0 K3 REQ0#
H_REQ#1 H2C REQ1#
H_REQ#2 K2C REQ2#
H_REQ#3 J3C REQ3#
H_REQ#4 L1C REQ4#

H_A#17 Y2 A17#
H_A#18 U6C A18#
H_A#19 R3C A19#
H_A#20 W6C A20#
H_A#21 U4C A21#
H_A#22 Y5C A22#
H_A#23 U1C A23#
H_A#24 R4C A24#
H_A#25 T5C A25#
H_A#26 T3C A26#
H_A#27 W2C A27#
H_A#28 W5C A28#
H_A#29 Y4C A29#
H_A#30 U2C A30#
H_A#31 V4C A31#
H_A#32 W3C A32#
H_A#33 A4C A33#
H_A#34 AB2C A34#
H_A#35 AA3C A35#

H_ADSTB#0 <<>> ADSTB0#
H_ADSTB#1 <<>> ADSTB1#
H_A20M# <<>> A20M#
H_FERR# <<>> FERR#
H_IGNNE# <<>> IGNNE#
H_STPCLK# <<>> STPCLK#
H_INTR# <<>> LINT0#
H_NMI# <<>> LINT1#
H_SMI# <<>> SMI#

RSVD#M4 M4
RSVD#N5 N5
RSVD#T2 T2
RSVD#V3 V3
RSVD#B2 B2
RSVD#C3 C3
RSVD#D2 D2
RSVD#D3 D3
RSVD#F6 F6

KEY_NC
BGA479-SKT6-GPU7
62.10079.001
2nd = 62.10053.401













ADDR_GROUP# 0
CONTROL#
ADDR_GROUP# 1
STANDBY#/DP#

THERMAL
PROCHOT#
THRMDC
THERMTRIP#

HCLK
BCLK0
BCLK1

RESERVED

ADSA# H1 ADS# 6
BNRA# E2 H_BNR# 6
BPRIR# G5 H_BPR# 6
DEFER# H5 H_DEFER# 6
DRDY# F21 H_DRDY# 6
DBSY# E1 H_DBSY# 6
BROR# F1 H_BREQ# 6
IERR# D20 H_IERR#
INIT# B3 H_INIT# 12
LOCK# H4 H_LOCK# 6
A16# H_CPURST# 6.50
RESE# C1 H_RS#0
RSOR# F4 H_RS#1
RS1# G3 H_RS#2
RS2# G2 H_TRDY# 6
TRDY# G6
HIT# E4 HITM# 6
AD4 XDP BPM#0 1 TP28 TPAD14-GP
AD3 XDP BPM#1 1 TP27 TPAD14-GP
AD1 XDP BPM#2 1 TP26 TPAD14-GP
AC4 XDP BPM#3 1 TP32 TPAD14-GP
AC2 XDP BPM#4 1 TP29 TPAD14-GP
AC1 XDP BPM#5 1 TP30 TPAD14-GP
AC5 XDP TCK 1 TP34 TPAD14-GP
AA6 XDP TDI 1 TP50 TPAD14-GP
AB3 XDP TDO 1 TP31 TPAD14-GP
AB5 XDP TMS 1 TP49 TPAD14-GP
AB6 XDP TRST# 1 TP33 TPAD14-GP
C20 XDP DBRESET# 1 TP88 TPAD14-GP



H_D#0 E22C D0#
H_D#1 E24C D1#
H_D#2 E26C D2#
H_D#3 G22C D3#
H_D#4 E23C D4#
H_D#5 G25C D5#
H_D#6 E25C D6#
H_D#7 E22C D7#
H_D#8 K24C D8#
H_D#9 G24C D9#
H_D#10 J24C D10#
H_D#11 J23C D11#
H_D#12 H22C D12#
H_D#13 E26C D13#
H_D#14 K22C D14#
H_D#15 H23C D15#
H_D#16 N22C D16#
H_D#17 K25C D17#
H_D#18 P26C D18#
H_D#19 R23C D19#
H_D#20 L23C D20#
H_D#21 M24C D21#
H_D#22 L22C D22#
H_D#23 M23C D23#
H_D#24 P25C D24#
H_D#25 P23C D25#
H_D#26 P22C D26#
H_D#27 T24C D27#
H_D#28 R24C D28#
H_D#29 L25C D29#
H_D#30 T25C D30#
H_D#31 N25C D31#
L26C DSTBN1#
M26C DSTBP1#
N26C DINV1#

H_D#32 Y22C D32#
H_D#33 AB24C D33#
H_D#34 V24C D34#
H_D#35 V26C D35#
H_D#36 V23C D36#
H_D#37 T22C D37#
H_D#38 U25C D38#
H_D#39 U23C D39#
H_D#40 W22C D40#
H_D#41 Y23C D41#
H_D#42 Y23C D42#
H_D#43 W24C D43#
H_D#44 W25C D44#
H_D#45 AA24C D45#
H_D#46 AB25C D46#
H_D#47 Y26C D47#
H_D#48 AE24C D48#
H_D#49 AA24C D49#
H_D#50 AA21C D50#
H_D#51 AB22C D51#
H_D#52 AB21C D52#
H_D#53 AC26C D53#
H_D#54 AE22C D54#
H_D#55 AE23C D55#
H_D#56 AC25C D56#
H_D#57 AE21C D57#
H_D#58 AD21C D58#
H_D#59 AC22C D59#
H_D#60 AC23C D60#
H_D#61 AF22C D61#
H_D#62 AC23C D62#
H_D#63 AE25C D63#
AE24C H_D#48
AA24C H_D#49
AA21C H_D#50
AB22C H_D#51
AB21C H_D#52
AC26C H_D#53
AE22C H_D#54
AE23C H_D#55
AC25C H_D#56
AE21C H_D#57
AD21C H_D#58
AC22C H_D#59
AC23C H_D#60
AF22C H_D#61
AC23C H_D#62
AE25C H_D#63

H_D#64 R26C D64#
H_D#65 R67C D65#
H_D#66 R57C D66#
H_D#67 R60C D67#
H_D#68 R61C D68#
H_D#69 R61C D69#
H_D#70 R61C D70#
H_D#71 R61C D71#
H_D#72 R61C D72#
H_D#73 R61C D73#
H_D#74 R61C D74#
H_D#75 R61C D75#
H_D#76 R61C D76#
H_D#77 R61C D77#
H_D#78 R61C D78#
H_D#79 R61C D79#
H_D#80 R61C D80#
H_D#81 R61C D81#
H_D#82 R61C D82#
H_D#83 R61C D83#
H_D#84 R61C D84#
H_D#85 R61C D85#
H_D#86 R61C D86#
H_D#87 R61C D87#
H_D#88 R61C D88#
H_D#89 R61C D89#
H_D#90 R61C D90#
H_D#91 R61C D91#
H_D#92 R61C D92#
H_D#93 R61C D93#
H_D#94 R61C D94#
H_D#95 R61C D95#
H_D#96 R61C D96#
H_D#97 R61C D97#
H_D#98 R61C D98#
H_D#99 R61C D99#
H_D#100 R61C D100#

H_D#101 R61C D101#
H_D#102 R61C D102#
H_D#103 R61C D103#
H_D#104 R61C D104#
H_D#105 R61C D105#
H_D#106 R61C D106#
H_D#107 R61C D107#
H_D#108 R61C D108#
H_D#109 R61C D109#
H_D#110 R61C D110#
H_D#111 R61C D111#
H_D#112 R61C D112#
H_D#113 R61C D113#
H_D#114 R61C D114#
H_D#115 R61C D115#
H_D#116 R61C D116#
H_D#117 R61C D117#
H_D#118 R61C D118#
H_D#119 R61C D119#
H_D#120 R61C D120#
H_D#121 R61C D121#
H_D#122 R61C D122#
H_D#123 R61C D123#
H_D#124 R61C D124#
H_D#125 R61C D125#
H_D#126 R61C D126#
H_D#127 R61C D127#
H_D#128 R61C D128#
H_D#129 R61C D129#
H_D#130 R61C D130#
H_D#131 R61C D131#
H_D#132 R61C D132#
H_D#133 R61C D133#
H_D#134 R61C D134#
H_D#135 R61C D135#
H_D#136 R61C D136#
H_D#137 R61C D137#
H_D#138 R61C D138#
H_D#139 R61C D139#
H_D#140 R61C D140#

H_D#141 R61C D141#
H_D#142 R61C D142#
H_D#143 R61C D143#
H_D#144 R61C D144#
H_D#145 R61C D145#
H_D#146 R61C D146#
H_D#147 R61C D147#
H_D#148 R61C D148#
H_D#149 R61C D149#
H_D#150 R61C D150#
H_D#151 R61C D151#
H_D#152 R61C D152#
H_D#153 R61C D153#
H_D#154 R61C D154#
H_D#155 R61C D155#
H_D#156 R61C D156#
H_D#157 R61C D157#
H_D#158 R61C D158#
H_D#159 R61C D159#
H_D#160 R61C D160#
H_D#161 R61C D161#
H_D#162 R61C D162#
H_D#163 R61C D163#
H_D#164 R61C D164#
H_D#165 R61C D165#
H_D#166 R61C D166#
H_D#167 R61C D167#
H_D#168 R61C D168#
H_D#169 R61C D169#
H_D#170 R61C D170#

H_D#171 R61C D171#
H_D#172 R61C D172#
H_D#173 R61C D173#
H_D#174 R61C D174#
H_D#175 R61C D175#
H_D#176 R61C D176#
H_D#177 R61C D177#
H_D#178 R61C D178#
H_D#179 R61C D179#
H_D#180 R61C D180#
H_D#181 R61C D181#
H_D#182 R61C D182#
H_D#183 R61C D183#
H_D#184 R61C D184#
H_D#185 R61C D185#
H_D#186 R61C D186#
H_D#187 R61C D187#
H_D#188 R61C D188#
H_D#189 R61C D189#
H_D#190 R61C D190#
H_D#191 R61C D191#
H_D#192 R61C D192#
H_D#193 R61C D193#
H_D#194 R61C D194#
H_D#195 R61C D195#
H_D#196 R61C D196#
H_D#197 R61C D197#
H_D#198 R61C D198#
H_D#199 R61C D199#
H_D#200 R61C D200#

H_D#201 R61C D201#
H_D#202 R61C D202#
H_D#203 R61C D203#
H_D#204 R61C D204#
H_D#205 R61C D205#
H_D#206 R61C D206#
H_D#207 R61C D207#
H_D#208 R61C D208#
H_D#209 R61C D209#
H_D#210 R61C D210#
H_D#211 R61C D211#
H_D#212 R61C D212#
H_D#213 R61C D213#
H_D#214 R61C D214#
H_D#215 R61C D215#
H_D#216 R61C D216#
H_D#217 R61C D217#
H_D#218 R61C D218#
H_D#219 R61C D219#
H_D#220 R61C D220#
H_D#221 R61C D221#
H_D#222 R61C D222#
H_D#223 R61C D223#
H_D#224 R61C D224#
H_D#225 R61C D225#
H_D#226 R61C D226#
H_D#227 R61C D227#
H_D#228 R61C D228#
H_D#229 R61C D229#
H_D#230 R61C D230#
H_D#231 R61C D231#
H_D#232 R61C D232#
H_D#233 R61C D233#
H_D#234 R61C D234#
H_D#235 R61C D235#
H_D#236 R61C D236#
H_D#237 R61C D237#
H_D#238 R61C D238#
H_D#239 R61C D239#
H_D#240 R61C D240#

H_D#241 R61C D241#
H_D#242 R61C D242#
H_D#243 R61C D243#
H_D#244 R61C D244#
H_D#245 R61C D245#
H_D#246 R61C D246#
H_D#247 R61C D247#
H_D#248 R61C D248#
H_D#249 R61C D249#
H_D#250 R61C D250#
H_D#251 R61C D251#
H_D#252 R61C D252#
H_D#253 R61C D253#
H_D#254 R61C D254#
H_D#255 R61C D255#
H_D#256 R61C D256#
H_D#257 R61C D257#
H_D#258 R61C D258#
H_D#259 R61C D259#
H_D#260 R61C D260#
H_D#261 R61C D261#
H_D#262 R61C D262#
H_D#263 R61C D263#
H_D#264 R61C D264#
H_D#265 R61C D265#
H_D#266 R61C D266#
H_D#267 R61C D267#
H_D#268 R61C D268#
H_D#269 R61C D269#
H_D#270 R61C D270#

H_D#271 R61C D271#
H_D#272 R61C D272#
H_D#273 R61C D273#
H_D#274 R61C D274#
H_D#275 R61C D275#
H_D#276 R61C D276#
H_D#277 R61C D277#
H_D#278 R61C D278#
H_D#279 R61C D279#
H_D#280 R61C D280#
H_D#281 R61C D281#
H_D#282 R61C D282#
H_D#283 R61C D283#
H_D#284 R61C D284#
H_D#285 R61C D285#
H_D#286 R61C D286#
H_D#287 R61C D287#
H_D#288 R61C D288#
H_D#289 R61C D289#
H_D#290 R61C D290#
H_D#291 R61C D291#
H_D#292 R61C D292#
H_D#293 R61C D293#
H_D#294 R61C D294#
H_D#295 R61C D295#
H_D#296 R61C D296#
H_D#297 R61C D297#
H_D#298 R61C D298#
H_D#299 R61C D299#
H_D#300 R61C D300#

H_D#301 R61C D301#
H_D#302 R61C D302#
H_D#303 R61C D303#
H_D#304 R61C D304#
H_D#305 R61C D305#
H_D#306 R61C D306#
H_D#307 R61C D307#
H_D#308 R61C D308#
H_D#309 R61C D309#
H_D#310 R61C D310#
H_D#311 R61C D311#
H_D#312 R61C D312#
H_D#313 R61C D313#
H_D#314 R61C D314#
H_D#315 R61C D315#
H_D#316 R61C D316#
H_D#317 R61C D317#
H_D#318 R61C D318#
H_D#319 R61C D319#
H_D#320 R61C D320#
H_D#321 R61C D321#
H_D#322 R61C D322#
H_D#323 R61C D323#
H_D#324 R61C D324#
H_D#325 R61C D325#
H_D#326 R61C D326#
H_D#327 R61C D327#
H_D#328 R61C D328#
H_D#329 R61C D329#
H_D#330 R61C D330#
H_D#331 R61C D331#
H_D#332 R61C D332#
H_D#333 R61C D333#
H_D#334 R61C D334#
H_D#335 R61C D335#
H_D#336 R61C D336#
H_D#337 R61C D337#
H_D#338 R61C D338#
H_D#339 R61C D339#
H_D#340 R61C D340#


H_D#341 R61C D341#
H_D#342 R61C D342#
H_D#343 R61C D343#
H_D#344 R61C D344#
H_D#345 R61C D345#
H_D#346 R61C D346#
H_D#347 R61C D347#
H_D#348 R61C D348#
H_D#349 R61C D349#
H_D#350 R61C D350#
H_D#351 R61C D351#
H_D#352 R61C D352#
H_D#353 R61C D353#
H_D#354 R61C D354#
H_D#355 R61C D355#
H_D#356 R61C D356#
H_D#357 R61C D357#
H_D#358 R61C D358#
H_D#359 R61C D359#
H_D#360 R61C D360#
H_D#361 R61C D361#
H_D#362 R61C D362#
H_D#363 R61C D363#
H_D#364 R61C D364#
H_D#365 R61C D365#
H_D#366 R61C D366#
H_D#367 R61C D367#
H_D#368 R61C D368#
H_D#369 R61C D369#
H_D#370 R61C D370#

H_D#371 R61C D371#
H_D#372 R61C D372#
H_D#373 R61C D373#
H_D#374 R61C D374#
H_D#375 R61C D375#
H_D#376 R61C D376#
H_D#377 R61C D377#
H_D#378 R61C D378#
H_D#379 R61C D379#
H_D#380 R61C D380#
H_D#381 R61C D381#
H_D#382 R61C D382#
H_D#383 R61C D383#
H_D#384 R61C D384#
H_D#385 R61C D385#
H_D#386 R61C D386#
H_D#387 R61C D387#
H_D#388 R61C D388#
H_D#389 R61C D389#
H_D#390 R61C D390#
H_D#391 R61C D391#
H_D#392 R61C D392#
H_D#393 R61C D393#
H_D#394 R61C D394#
H_D#395 R61C D395#
H_D#396 R61C D396#
H_D#397 R61C D397#
H_D#398 R61C D398#
H_D#399 R61C D399#
H_D#400 R61C D400#

H_D#401 R61C D401#
H_D#402 R61C D402#
H_D#403 R61C D403#
H_D#404 R61C D404#
H_D#405 R61C D405#
H_D#406 R61C D406#
H_D#407 R61C D407#
H_D#408 R61C D408#
H_D#409 R61C D409#
H_D#410 R61C D410#
H_D#411 R61C D411#
H_D#412 R61C D412#
H_D#413 R61C D413#
H_D#414 R61C D414#
H_D#415 R61C D415#
H_D#416 R61C D416#
H_D#417 R61C D417#
H_D#418 R61C D418#
H_D#419 R61C D419#
H_D#420 R61C D420#
H_D#421 R61C D421#
H_D#422 R61C D422#
H_D#423 R61C D423#
H_D#424 R61C D424#
H_D#425 R61C D425#
H_D#426 R61C D426#
H_D#427 R61C D427#
H_D#428 R61C D428#
H_D#429 R61C D429#
H_D#430 R61C D430#
H_D#431 R61C D431#
H_D#432 R61C D432#
H_D#433 R61C D433#
H_D#434 R61C D434#
H_D#435 R61C D435#
H_D#436 R61C D436#
H_D#437 R61C D437#
H_D#438 R61C D438#
H_D#439 R61C D439#
H_D#440 R61C D440#


H_D#441 R61C D441#
H_D#442 R61C D442#
H_D#443 R61C D443#
H_D#444 R61C D444#
H_D#445 R61C D445#
H_D#446 R61C D446#
H_D#447 R61C D447#
H_D#448 R61C D448#
H_D#449 R61C D449#
H_D#450 R61C D450#
H_D#451 R61C D451#
H_D#452 R61C D452#
H_D#453 R61C D453#
H_D#454 R61C D454#
H_D#455 R61C D455#
H_D#456 R61C D456#
H_D#457 R61C D457#
H_D#458 R61C D458#
H_D#459 R61C D459#
H_D#460 R61C D460#
H_D#461 R61C D461#
H_D#462 R61C D462#
H_D#463 R61C D463#
H_D#464 R61C D464#
H_D#465 R61C D465#
H_D#466 R61C D466#
H_D#467 R61C D467#
H_D#468 R61C D468#
H_D#469 R61C D469#
H_D#470 R61C D470#

H_D#471 R61C D471#
H_D#472 R61C D472#
H_D#473 R61C D473#
H_D#474 R61C D474#
H_D#475 R61C D475#
H_D#476 R61C D476#
H_D#477 R61C D477#
H_D#478 R61C D478#
H_D#479 R61C D479#
H_D#4



H_SWING routing Trace width and Spacing use 10 / 20 mil


H_SWING Resistors and Capacitors close MCH 500 mil (MAX)




H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip (< 0.5")




EMI capacitor




NB1A		1 OF 10	
H_D#0	F2	H_A#_3	A14
H_D#1	G8	H_A#_4	C15
H_D#2	F8	H_A#_5	F16
H_D#3	E6	H_A#_6	H13
H_D#4	G2	H_A#_7	C18
H_D#5	H6	H_A#_8	M16
H_D#6	F6	H_A#_9	J13
H_D#7	F2	H_A#_10	P16
H_D#8	D4	H_A#_11	R16
H_D#9	H3	H_A#_12	N17
H_D#10	M9	H_A#_13	M13
H_D#11	M11	H_A#_14	E17
H_D#12	J1	H_A#_15	P17
H_D#13	J2	H_A#_16	E17
H_D#14	N12	H_A#_17	G20
H_D#15	J6	H_A#_18	B19
H_D#16	P2	H_A#_19	J16
H_D#17	L2	H_A#_20	E20
H_D#18	R2	H_A#_21	H16
H_D#19	N8	H_A#_22	J20
H_D#20	L6	H_A#_23	L17
H_D#21	M5	H_A#_24	A17
H_D#22	J3	H_A#_25	B17
H_D#23	N2	H_A#_26	L16
H_D#24	R1	H_A#_27	C21
H_D#25	N5	H_A#_28	J17
H_D#26	N6	H_A#_29	H20
H_D#27	P13	H_A#_30	B18
H_D#28	N8	H_A#_31	K17
H_D#29	L7	H_A#_32	B20
H_D#30	N10	H_A#_33	F21
H_D#31	M3	H_A#_34	K21
H_D#32	Y3	H_A#_35	L20
H_D#33	AD14		
H_D#34	Y6	H_ADS#	H12
H_D#35	Y10	H_ADSTB#_0	B16
H_D#36	Y12	H_ADSTB#_1	G17
H_D#37	Y14	H_BNR#	A9
H_D#38	Y7	H_BPRI#	E11
H_D#39	Y2	H_BREQ#	G12
H_D#40	AA8	H_DEFER#	E9
H_D#41	Y9	H_DBSY#	B10
H_D#42	AA13	HPLL_CLK#	AH7
H_D#43	AA9	HPLL_CLK#	AH6
H_D#44	AA11	H_DPWR#	J11
H_D#45	AD11	H_DRDY#	E9
H_D#46	AD10	H_HIT#	H9
H_D#47	AD13	H_HITM#	H11
H_D#48	AE12	H_LOCK#	C9
H_D#49	AE9	H_TRDY#	C9
H_D#50	AA2		
H_D#51	AD8		
H_D#52	AA3		
H_D#53	AD3		
H_D#54	AD7		
H_D#55	AE14		
H_D#56	AF3		
H_D#57	AC1		
H_D#58	AE3		
H_D#59	AC3		
H_D#60	AE11		
H_D#61	AE8		
H_D#62	AG2		
H_D#63	AD6		

HOST



JV71-MV DDR3 Madison

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Close to GMCH as 500 mils.

FOR Cantiga: 1.02k 1% ohm
Teenah: 1.3k ohm



CRT IRREF routing Trace
width use 20 mil

FOR Cantiga:500 ohm
Teenah: 392 ohm





Remove RN88 & RN89


layout take note



CANTIGA-GM-GP-U-NF
71.CNTIG.00U



CANTIGA-GM-GP-U-NF
71.CNTIG.00U




Integrated VccSus1_05,VccSus1_5,VccCl1_5	
INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccCl1_05	
LAN100_SLP	High=Enable Low=Disable

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ICH9-M (1 of 4)


File	Document Number	Rev
	JV71-MV DDR3 Madison	-1
Date: Wednesday, October 28, 2009	Sheet 12 of	62




PCI_GNT#0 and SPI_CS#1 have weak internal Pull up




CH9M-GP-NF 71.ICH9M.00U




CH9M-GP-NF 71.ICH9M.00U




CH9M-GP-NF 71.ICH9M.00U




CH9M-GP-NF 71.ICH9M.00U



CH9M-GP-NF 71.ICH9M.00U




CH9M-GP-NF 71.ICH9M.00U




CH9M-GP-NF 71.ICH9M.00U

Pair	Device
0	USB2
1	USB3
2	MINI1
3	CCD
4	Finger Print
5	Blue Tooth
6	Cardreader
7	NC
8	NC
9	NC
10	NC
11	Cardreader


CH9M-GP-NF 71.ICH9M.00U




CH9M-GP-NF 71.ICH9M.00U



CH9M-GP-NF 71.ICH9M.00U



CH9M-GP-NF 71.ICH9M.00U



CH9M-GP-NF 71.ICH9M.00U

These R need close SB within 600 mils

No Reboot Strap
SPKR LOW = Default
High = No Reboot


BOOT BIOS Strap
PCI_GNT#0 SPI_CS#1 BOOT BIOS Location
LBC(Default)

A16 swap override strap
PCI_GNT#3 Low = A16 swap override enable
high = default

SB1E	5 OF 6				
AA26	VSS	VSS	J23	H5	
AA27	VSS	VSS	J26		
AA3	VSS	VSS	J27		
AA6	VSS	VSS	AC22		
AB1	VSS	VSS	K28		
AA23	VSS	VSS	K29		
AB28	VSS	VSS	L13		
AB29	VSS	VSS	L15		
AB4	VSS	VSS	L2		
AB5	VSS	VSS	L26		
AC17	VSS	VSS	L27		
AC26	VSS	VSS	L5		
AC27	VSS	VSS	L7		
AC3	VSS	VSS	M12		
AD1	VSS	VSS	M13		
AD10	VSS	VSS	M14		
AD12	VSS	VSS	M15		
AD13	VSS	VSS	M16		
AD14	VSS	VSS	M17		
AD17	VSS	VSS	M23		
AD18	VSS	VSS	M28		
AD21	VSS	VSS	M29		
AD28	VSS	VSS	N11		
AD29	VSS	VSS	N12		
AD4	VSS	VSS	N13		
AD5	VSS	VSS	N14		
AD6	VSS	VSS	N15		
AD7	VSS	VSS	N16		
AD9	VSS	VSS	N17		
AE12	VSS	VSS	N18		
AE13	VSS	VSS	N26		
AE14	VSS	VSS	N27		
AE16	VSS	VSS	P12		
AE17	VSS	VSS	P13		
AE2	VSS	VSS	P14		
AE20	VSS	VSS	P15		
AE24	VSS	VSS	P16		
AE3	VSS	VSS	P17		
AE4	VSS	VSS	P2		
AE6	VSS	VSS	P23		
AE9	VSS	VSS	P28		
AF13	VSS	VSS	P29		
AF16	VSS	VSS	P4		
AF18	VSS	VSS	P7		
AF22	VSS	VSS	R11		
AH26	VSS	VSS	R12		
AF26	VSS	VSS	R13		
AF27	VSS	VSS	R14		
AF5	VSS	VSS	R15		
AF7	VSS	VSS	R16		
AF9	VSS	VSS	R17		
AG13	VSS	VSS	R18		
AG16	VSS	VSS	R28		
AG18	VSS	VSS	T12		
AG20	VSS	VSS	T13		
AG23	VSS	VSS	T14		
AG3	VSS	VSS	T15		
AG6	VSS	VSS	T16		
AG9	VSS	VSS	T17		
AH12	VSS	VSS	T23		
AH14	VSS	VSS	B26		
AH17	VSS	VSS	U12		
AH19	VSS	VSS	U13		
AH2	VSS	VSS	U14		
AH22	VSS	VSS	U15		
AH25	VSS	VSS	U16		
AH28	VSS	VSS	U17		
AH5	VSS	VSS	AD23		
AH8	VSS	VSS	U26		
AJ12	VSS	VSS	U27		
AJ14	VSS	VSS	U3		
AJ17	VSS	VSS	V13		
AJ8	VSS	VSS	V15		
B11	VSS	VSS	V23		
B14	VSS	VSS	V28		
B17	VSS	VSS	V29		
B2	VSS	VSS	V5		
B20	VSS	VSS	W26		
B23	VSS	VSS	W27		
B5	VSS	VSS	W3		
B8	VSS	VSS	Y1		
C26	VSS	VSS	Y28		
C27	VSS	VSS	Y29		
E11	VSS	VSS	Y4		
E14	VSS	VSS	Y5		
E18	VSS	VSS	AG28		
E2	VSS	VSS	AH6		
E21	VSS	VSS	AF2		
E24	VSS	VSS	B25		
E5	VSS	VSS			
E8	VSS	VSS			
E16	VSS	VSS			
F28	VSS	VSS			
F29	VSS	VSS			
G12	VSS	VSS			
G14	VSS	VSS			
G18	VSS	VSS			
G21	VSS	VSS			
G24	VSS	VSS			
G26	VSS	VSS			
G27	VSS	VSS			
G8	VSS	VSS			
H2	VSS	VSS			
H23	VSS	VSS			
H28	VSS	VSS			
H29	VSS	VSS			

NCTF_VSS#A1	A1	TP A1	1	TP152	TPAD14-GP
NCTF_VSS#A2	A2	TP A2	1	TP151	TPAD14-GP
NCTF_VSS#B1	B1	TP B1	1	TP147	TPAD14-GP
NCTF_VSS#A29	A29	TP A29	1	TP149	TPAD14-GP
NCTF_VSS#A28	A28	TP A28	1	TP150	TPAD14-GP
NCTF_VSS#B29	B29	TP B29	1	TP146	TPAD14-GP
NCTF_VSS#B29	AJ1	TP AJ1	1	TP120	TPAD14-GP
NCTF_VSS#AJ1	AJ2	TP AJ2	1	TP121	TPAD14-GP
NCTF_VSS#AJ2	AH1	TP AH1	1	TP130	TPAD14-GP
NCTF_VSS#AJ28	AJ28	TP AJ28	1	TP119	TPAD14-GP
NCTF_VSS#AJ29	AJ29	TP AJ29	1	TP118	TPAD14-GP
NCTF_VSS#AH29	AH29	TP AH29	1	TP129	TPAD14-GP

ICH9M-GP-NF
71.ICH9M.00U




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (4 of 4)**


Size: Document Number: **JV71-MV DDR3 Madison** Rev: **-1**

Date: Wednesday, October 28, 2009 Sheet 15 of 62


DDR3 SOCKET_2



Layout Note : Near Pin 126



Layout Note : Near Pin 1



0818 add the net(DDR3_DRAMRST#)
 0818 modify the net(DDR_VREF_S3_1)
 0824 modify DM2 pin 203,204 to (DDR_VREF_S3)

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title
DDR3 Socket2

Size Document Number
JV71-MV DDR3 Madison


Date: Wednesday, October 28, 2009 Sheet 17 of 62

Rev -1


LCD/INVERTER/CCD CONN




need confirm with VGA co-layout







Layout Note:
Place these resistors close to the CRT-out connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




CRT I/F & CONNECTOR




DDC_CLK & DATA level shift



SATA Connector




JV71-MV DDR3 Madison


	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title		
HDD CONN		
Size	Document Number	Rev
	JV71-MV DDR3 Madison	-1
Date:	Wednesday, October 28, 2009	Sheet 21 of 62

ODD Connector




JV71-MV DDR3 Madison

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title		
ODD		
Size	Document Number	Rev
	JV71-MV DDR3 Madison	-1
Date	Wednesday, October 28, 2009	Sheet 22 of 62

BLUETOOTH MODULE



JV71-MV DDR3 Madison

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number






Rev

JV71-MV DDR3 Madison

-1

Date: Wednesday, October 28, 2009







Sheet 23 of 62



- PWR_CON_BTN# 1 EC36 2
- PWR_CON_LED# EC35 2
- USB_OC#1 EC34 2
- USB_PWR_EN# EC33 2

JV71-MV DDR3 Madison

Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB CONN	
Title	
Size	Document Number
Date	Rev
JV71-MV DDR3 Madison	
Wednesday, October 26, 2009 Sheet 24 of 62	






- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Connector

LAN Connector

GIGA Lan Transformer





JV71-MV DDR3 Madison

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: LAN CONN

Size A3	Document Number JV71-MV DDR3 Madison	Rev -1
Date: Wednesday, October 28, 2009	Sheet 26 of 62	



Sense resistors need close codec


JV71-MV DDR3 Madison

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Azalia codec ALC888**

Size A3	Document Number	Rev
	JV71-MV DDR3 Madison	-1


Date: Wednesday, October 28, 2009 Sheet 27 of 62




Signal inverter for speaker shutdown




GAIN SETTING




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB





LINE IN




Internal Speaker



LINE OUT



MIC IN



JV71-MV DDR3 Madison


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO jack**

Size	Document Number	Rev
	JV71-MV DDR3 Madison	-1

Date: Wednesday, October 28, 2009 Sheet 29 of 62

MDC 1.5 CONN



JV71-MV DDR3 Madison

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MDC

Size

Document Number


Rev

JV71-MV DDR3 Madison



-1

Date: Wednesday, October 28, 2009

Sheet 30 of 62



5 IN 1 CARD-READER (SD/MMC/MS/XD/MS PRO)



JV71-MV DDR3 Madison

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Cardreader RTS5159**

Size	Document Number	Rev
	JV71-MV DDR3 Madison	-1


Date: Wednesday, October 28, 2009 Sheet 31 of 62

2nd = 20.10109.001

Mini Card Connector(WLAN) Support debug-card



Place near MINI1










Mini Card Connector


JV71-MV DDR3 Madison

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title MINI CARD		
Size A3	Document Number JV71-MV DDR3 Madison	Rev -1
Date: Wednesday, October 28, 2009	Sheet 32 of 62	




Internal Keyboard Connector




Cover Up Switch




MB PIN DEFINE: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
 KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24





GOLDEN FINGER FOR DEBUG BOARD



JV71-MV DDR3 Madison

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BIOS

Size

Document Number

JV71-MV DDR3 Madison


Rev

-1



Date: Wednesday, October 28, 2009

Sheet 35 of 62

TOUCH PAD



Finger printer



JV71-MV DDR3 Madison

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Touch PAD and FP

Size Document Number


JV71-MV DDR3 Madison

Rev
-1


Date: Wednesday, October 28, 2009

Sheet 36 of 62


CPU_CORE
ISL6266A




ISL62392
5V/3D3V




GFX_CORE
ISL6263A




Adapter




RT9018A 1D1V S0




RT9026 DDR_VREF_S3




RT8202A VGA CORE



Charger ISL88731A




TPS51124
1D5V/1D05V



JV71-MV DDR3 Madison

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Power Sequence Logic		
Size B	Document Number JV71-MV DDR3 Madison	Rev -1
Date: Wednesday, October 28, 2009	Sheet 39	of 62



79.10712.L02
2ND = 79.10112.3JL

84.08692.037
2nd = 84.11903.C37

Id=35A
Qg=17~26nC
Rdson=11~14mohm

84.07672.037
2nd = 84.57N03.A37

Id=19.5A
Qg=21.5~33nC,
Rdson=5.5~6.7mohm

84.07672.037
2nd = 84.57N03.A37

Id=19.5A
Qg=21.5~33nC,
Rdson=5.5~6.7mohm

84.08692.037
2nd = 84.11903.C37

Id=35A
Qg=17~26nC
Rdson=11~14mohm

84.07672.037
2nd = 84.57N03.A37

Id=19.5A
Qg=21.5~33nC,
Rdson=5.5~6.7mohm

68.R3610.20C
2nd = 68.R3610.20A

79.33719.L01
2nd = 77.C3371.051

79.33719.L01
2nd = 77.C3371.051

84.07672.037
2nd = 84.57N03.A37

Id=19.5A
Qg=21.5~33nC,
Rdson=5.5~6.7mohm

79.33719.L01
2nd = 77.C3371.051

79.33719.L01
2nd = 77.C3371.051

Close to Phase 1 choke
and on the same layer




20081009
R310
NTC-10K-26-GP
Close to Phase 1 choke
and on the same layer

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: ISL6266A CPU CORE

Size: A3 Document Number: JV71-MV DDR3 Madison Rev: -1

Date: Wednesday, October 28, 2009 Sheet: 40 of 62



Id=10.5A
Qg=8~11nC,
Rdson=10.5~14mohm



Mag. 0.56uH
DCR=1.6~1.8mohm
Idc=25A, Isat=40A

Iomax=22A
OCP>33A

Id=15A
Qg=15~21nC,
Rdson=5.2~6.9mohm


Panasonic 330uF, 2.5V
ESR:9mohm
Iripple:3A


$$V_{out} = 0.75V * (R1 + R2) / R2$$

JV71-MV DDR3 Madison

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51117 1D5V		
Size	Document Number	Rev
A3	JV71-MV DDR3 Madison	-1
Date:	Wednesday, October 28, 2009	Sheet 42 of 62






JV71-MV DDR3 Madison


	<p>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>
--	--

Title		
0D75V		
Size A4	Document Number JV71-MV DDR3 Madison	Rev -1
Date: Wednesday, October 28, 2009		Sheet 44 of 62

Adaptor in to generate DCBATOUT




BATTERY CONNECTOR



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AD/BATT CONN		
Size	Document Number	Rev
	JV71-MV DDR3 Madison	-1
Date	Wednesday, October 28, 2009	Sheet 47 of 62



Iomax=22A
OCP>33A

Id=23A
Qg=7.2nC,
Rdson=11.1~13.9mohm

Mag. 0.56uH
DCR=1.6~1.8mohm
Irating=25A, Isat=40A

79.33719.L01
2nd = 77.C3371.051

Id=15A
Qg=14~19nC,
Rdson=4.9~6.8mohm

79.33719.L01
2nd = 77.C3371.051

$$V_{out} = 0.75 * (1 + R_h/R_l)$$

JV71-MV8 ENG 1002			
Designator	For M96-M2	For Madison	For PARK
R428	30k	73.2k	49.9K

64.30025.6DL 64.73225.6DL 64.49925.6DL

JV71-MV8 ENG 1002

M96 Pro		Madison Pro		PARK XT	
ALTVO	Vout	ALTVO	Vout	ALTVO	Vout
0	1.15V	0	1.00V	0	1.05V
1	0.9V	1	0.9V	1	0.9V





































JV71-MV8 ENG 1002

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8202A VGA CORE**

Size: A3 Document Number: **JV71-MV DDR3 Madison** Rev: **-1**

Date: Wednesday, October 28, 2009 Sheet 48 of 62



JV71-MV DDR3 Madison

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hschih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **EMI/Spring/Boss**

Size: Document Number: **JV71-MV DDR3 Madison** Rev: **-1**

Date: Wednesday, October 28, 2009 Sheet 49 of 62

JV71-MV8 1005

Check test point



Test Point放在Dimm Door打開可量測處


JV71-MV DDR3 Madison

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
AFTE TP		
Size A3	Document Number JV71-MV DDR3 Madison	Rev -1
Date: Wednesday, October 28, 2009	Sheet 50	of 62

7 PEG_TXP[15..0] << PEG_TXP[15..0]
 7 PEG_TXN[15..0] << PEG_TXN[15..0]


7 PEG_RXP[15..0] << PEG_RXP[15..0]
 7 PEG_RXN[15..0] << PEG_RXN[15..0]



JV71-MV DDR3 Madison


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Madison (1 of 5) PCIE		
Size	Document Number	Rev
A3	JV71-MV DDR3 Madison	-1
Date:	Wednesday, October 28, 2009	Sheet 52 of 62



DVPPDATA [3:2:1:0] for VRAM Type selection H/W strap
Should provide VRAM Table for Vbios request

DVPPDATA [3:0]
0100 1GB DDR3 Hynix-H5TQ1G63BFR-12C (800MHz)
1000 1GB DDR3 Samsung-K4W1G1646E-HC12 (800MHz)
1100 AMD










Back Bias (body bias) which minimizes power consumption in battery modes.
PD = Disable
PU = Enable

VREFG VOLTAGE DIVIDER IS
(VREFG = $VDDR4,5(1.8V) / 3 = 0.6V$)





Designator	For M96-M2	For Madison
R899	10K	DY




71.MDSON.M01

JV71-MV DDR3 Madison








Designator	For M96-M2	For Madison
R803/R806	100	40


For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R



Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRN1 are used


71.MDSON.M01



Designator	For M96-M2	For Madison
R804/R808	100	40

For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R




71.MDSON.M01




STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe Full TX Output Swing Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	X
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	X
RESERVED	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RESERVED	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] (Internal PD)	VGA_HSYNC	AUD[1:0] 00:No audio function	X
	VGA_VSYNC	01:Audio for DisplayPort and HDMI (if adapter is detected)	X
		10:Audio for DisplayPort only	
		11:Audio for both DisplayPort and HDMI	

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFIG DURING RESET



If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST	N25P05A
256MB	x001		N25P10A
64MB	x010	Microelectronics	N25P20
32MB	x		N25P40
512MB	x		N25P80
1GB	x		
2GB	x	Chingie (formerly FMC)	Fm25LV512A
4GB	x		Fm25LV101A



DDR3



HYUNIX 1ST=72.51G63.C0U
 SAMSUNG 2ND=72.41164.H0U
 AMD 3RD=VR.1GB0T.002



SA SB SC -1

JV71-MV DDR3 Madison

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih,
 Taipei Hsien 221, Taiwan, R.O.C.

HISTORY

Size	Document Number	Rev
K2	JV71-MV DDR3 Madison	-1
Date: Wednesday, October 28, 2020	Sheet: 01	of 02

Group Name	SKU A	SKU B	SKU C	SKU D
DY,ZZ,65	X	X	X	X
GFX	X	X	X	O
NOGFX	X	X	X	X
DIS	O	O	O	X
M96	O	X	X	X
Madison	X	O	X	X
Madison-M96	O	O	X	X
Madison-Park	X	O	O	X
Park	X	X	O	X
Park-M96	O	X	O	X
UMA	X	X	X	O
Hynix	X	O	O	X
Hynix-AMD	X	O	O	X
Hynix-Samsung-AMD	O	O	O	X
Samsung	O	X	X	X
Samsung-AMD	O	X	X	X
ATI-ES	X	O	O	X
ATI-MP-M96	O	X	X	X

65 Main	65 2nd
65.4FXZZ.024	65.4FXZZ.025
65.4FXZZ.026	65.4FXZZ.027
65.4FXZZ.028	65.4FXZZ.029
65.4FXZZ.032	65.4FXZZ.033

Group Name	SKU E	SKU F	SKU G
DY,ZZ,65	X	X	X
GFX	X	X	X
NOGFX	X	X	X
DIS	O	O	O
M96	O	X	X
Madison	X	O	X
Madison-M96	O	O	X
Madison-Park	X	O	O
Park	X	X	O
Park-M96	O	X	O
UMA	X	X	X
Hynix	O	X	X
Hynix-AMD	O	X	X
Hynix-Samsung-AMD	O	O	O
Samsung	X	O	O
Samsung-AMD	X	O	O
ATI-ES	X	O	O
ATI-MP-M96	O	X	X

Part Name	SKU A PM45 M96 Samsung	SKU B PM45 Madison Hynix	SKU C PM45 Park Hynix	SKU D GM45 UMA
NB NB1	KI.G4501.002	KI.G4501.002	KI.G4501.002	KI.G4501.001
SB SB1	KI.80101.030	KI.80101.030	KI.80101.030	KI.80101.030
VGA VGA1	71.M96M2.M03	71.MDSON.M01	71.OPARK.M04	X
VRAM FBRAM1-4	VR.1GB0B.006	VR.1GB0G.004	X	X
VRAM FBRAM5-8	VR.1GB0B.006	VR.1GB0G.004	VR.1GB0G.004	X
lv_VGA/1.lv_VGA				
R885	64.78715.6DL	X	X	X
R887	64.20525.6DL	X	X	X
VGA_CORE R428	64.30025.6DL	64.73225.6DL	64.49925.6DL	X
RGB C165,151,108	X	X	X	78.6R874.1FL
TVDAC RN31	X	X	X	66.75036.08L
CRT RN30	X	X	X	66.15156.08L
TRANSFORMER XF1-2	68.HD081.30B	68.HD081.30B	68.HD081.30B	68.HD081.30B
MVREFDA R803	64.10005.6DL	X	X	X
MVREFSA R806	64.10005.6DL	X	X	X
MVREFDB R804	64.10005.6DL	X	X	X
MVREFSB R808	64.10005.6DL	X	X	X
90W/65W DCIN1	22.10037.I21	22.10037.I21	X	X
65BOM	65.4FXZZ.024	65.4FXZZ.024	65.4FXZZ.024	65.4FXZZ.032
	65.4FXZZ.026	65.4FXZZ.026	65.4FXZZ.026	65.4FXZZ.026
				65.4FXZZ.028

Part Name	SKU E PM45 M96 Hynix	SKU F PM45 Madison Samsung	SKU G PM45 Park Samsung
NB NB1	KI.G4501.002	KI.G4501.002	KI.G4501.002
SB SB1	KI.80101.030	KI.80101.030	KI.80101.030
VGA VGA1	71.M96M2.M03	71.MDSON.M01	71.OPARK.M04
VRAM FBRAM1-4	VR.1GB0G.004	VR.1GB0B.006	X
VRAM FBRAM5-8	VR.1GB0G.004	VR.1GB0B.006	VR.1GB0B.006
lv_VGA/1.lv_VGA			
R885	64.78715.6DL	X	X
R887	64.20525.6DL	X	X
VGA_CORE R428	64.30025.6DL	64.73225.6DL	64.49925.6DL
TVDAC RN31	X	X	X
CRT RN30	X	X	X
TRANSFORMER XF1-2	68.HD081.30B	68.HD081.30B	68.HD081.30B
MVREFDA R803	64.10005.6DL	X	X
MVREFSA R806	64.10005.6DL	X	X
MVREFDB R804	64.10005.6DL	X	X
MVREFSB R808	64.10005.6DL	X	X
90W/65W DCIN1	22.10037.I21	22.10037.I21	X
65BOM	65.4FXZZ.024	65.4FXZZ.024	65.4FXZZ.024
	65.4FXZZ.026	65.4FXZZ.026	65.4FXZZ.026

LAB-Stage BOM temporary change list

SKU-A,B

Delete R428 64.15035.6DL

Delete Q27 84.27002.W31

Delete R436 63.10334.1DL

Delete C741 78.10423.5FL

Change R429 from 64.75025.6DL to 64.49925.6DL

SKU-C

Delete R428 64.15035.6DL

Delete Q27 84.27002.W31

Delete R436 63.10334.1DL

Delete C741 78.10423.5FL

Change R429 from 64.75025.6DL to 64.37425.6DL

SKU-B change for Power-Team 2nd source

Change U73 from 84.08692.037 to 84.01426.037

Change U75 from 84.07672.037 to 84.01712.037

Change U76 from 84.07672.037 to 84.01712.037

Change U77 from 84.08692.037 to 84.01426.037

Change U79 from 84.07672.037 to 84.01712.037

Change U41 from 84.08692.037 to 84.01426.037

Change U17 from 84.07672.037 to 84.01712.037

Change U40 from 84.07672.037 to 84.01712.037

Change TC35 from 79.33719.L01 to 77.C3371.051

Change TC36 from 79.33719.L01 to 77.C3371.051

Change TC38 from 79.33719.L01 to 77.C3371.051

Change TC14 from 79.33719.L01 to 77.C3371.051

Change TC15 from 79.33719.L01 to 77.C3371.051

Change L58 from 68.R5610.10P to 68.R5610.10D

Change L59 from 68.1R01B.10J to 68.1R01A.20A

Change L19 from 68.R5610.10P to 68.R5610.10D

JV71-MV DDR3 Madison

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
HISTORY			
Rev	Document Number	Rev	
K2	JV71-MV DDR3 Madison	-1	
Date: Thursday, November 05, 2009	Sheet: 02	of	62