

# Garda-D Block Diagram

(Discrete)

Project code: 91.4A901.001



PCB P/N : 55.4A901.XXX

REVISION : 05217-1

(Hannstar, ACCL)

## -1M-0111

PCB STACKUP



SYSTEM DC/DC TPS51120 40	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC TPS51124 41	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
TPS51100 43	
1D8V_S3	DDR_VREF_S0
APL5332KAC 43	
3D3V_S0	2D5V_S0
APL5912-U 43	
1D8V_S3	1D5V_S0

MAXIM CHARGER MAX8725 42	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA

CPU DC/DC ISL6262 38,39	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.3V 44A

ATI M54 DC/DC FAN5234 52	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE_S0
APL5331KAC 43	
1D8V_S0	1D2V_S0

<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

# ICH7M Integrated Pull-up and Pull-down Resistors

ICH7-M EDS 17837 1.5V1

EE_DIN, EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPO17, PME#, LAD[3:0]#/FW[3:0]#, LAN_RXD[2:0]	ICH7 internal 20K pull-ups
LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT, ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS, SPI_ARB, SPI_CLK, SPKR,	
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

# ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

# ICH7M Functional Strap Definitions

page 16

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/GPIO17#, GNT4#/GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

# 954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+0.25 Center
1	0	0	1	+0.5 Center
1	0	1	0	+0.75 Center
1	0	1	1	+1.0 Center
1	1	0	0	+0.25 Center
1	1	0	1	+0.5 Center
1	1	1	0	+0.75 Center
1	1	1	1	+1.0 Center

# PCI Routing

page 16

	IDSEL	INT -> PIRQ	REQ/GNT
7412	22	A->G, B->B', C->F, D->G'	0
MiniPCI	21	A/C B/D -> E	1
LAN	23	A -> H	2

# History

# Calistoga Strapping Signals and Configuration








EDS 17050 0.71 page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes, 15->0, 14->1 ect.. 1 = Normal operation(Default): Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default): lane Numbered in order 1 = Reverse Lane, 4->0, 3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCTRL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1 = SDVO Card present



NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWROK in signal.

<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Reference</b>			
Size A3	Document Number	Rev	SD
AG1			
Date: Tuesday, January 10, 2006		Sheet 2 of 53	




SEL2	SEL1	SEL0	CPU	FSB
0	0	0	266M	X
0	0	1	133M	533M
0	1	0	200M	X
0	1	1	166M	667M
1	0	0	333M	X
1	0	1	100M	X
1	1	0	400M	X
1	1	1	Reserved	X




<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

<b>Clock Generator IDT CVT125PAG</b>	
Size A3	Document Number <b>AG1</b>
Date: Tuesday, January 10, 2006	Sheet 3 of 53



2nd source: 62.10053.401



All place within 2" to CPU

Layout Note:  
Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5" .  
Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5" .

<Variant Name>












**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (1 of 2)**

Size: A3 Document Number: **AG1** Rev: **SC**

Date: Tuesday, January 10, 2006 Sheet: 4 of 53

VCC\_CORE\_S0



Layout Note:  
VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:  
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Variant Name: **CPU (2 of 2)**


AG1

Rev SA


Date: Tuesday, January 10, 2006 Sheet 5 of 53




Place them near to the chip (< 0.5")




HOST





SEL2	SEL1	SEL0	CPU
0	0	0	266M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved

PM\_BMBUSY# 16 R237  
 PM\_EXTTS#0 H26 PM\_EXTTS#1  
 PM\_THRMTRIP# 4 R239  
 PWROK 16,19  
 PLT\_RST#1 16,20,26,30,31,32,34,35,45



When High 1K Ohm


CFG6:  
 0=Moby Dick ,1=Calistoga (default)

When Low choice lower than 3.5K Ohm


When PM replace to GM

<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>GMCH (2 of 5)</b>			
Title	Document Number	Rev	
	<b>AG1</b>	<b>-1</b>	
Date: Tuesday, January 10, 2006	Sheet 7 of		53







- U71H**
- VCCSYNCG
  - VCC\_TXLVDS0
  - VCC\_TXLVDS1
  - VCC\_TXLVDS2
  - VCC3G0
  - VCC3G1
  - VCC3G2
  - VCC3G3
  - VCC3G4
  - VCC3G5
  - VCC3G6
  - VCCA\_3GPLL
  - VCCA\_3GBG
  - VSSA\_3GBG
  - VCCA\_CRTDAC0
  - VCCA\_CRTDAC1
  - VSSA\_CRTDAC
  - VCCA\_DPLLA
  - VCCA\_DPLLB
  - VCCA\_HPLL
  - VCCA\_LVDS
  - VSSA\_LVDS
  - VCCA\_MPLL
  - VCCA\_TVBG
  - VSSA\_TVBG
  - VCCA\_TVDAC0
  - VCCA\_TVDAC1
  - VCCA\_TVDACB0
  - VCCA\_TVDACB1
  - VCCA\_TVDACC0
  - VCCA\_TVDACC1
  - VCCD\_HMPLL0
  - VCCD\_HMPLL1
  - VCCD\_LVDS0
  - VCCD\_LVDS1
  - VCCD\_LVDS2
  - VCCD\_TVDAC
  - VCC\_HV0
  - VCC\_HV1
  - VCC\_HV2
  - VCCD\_QTVDAC
  - VCCAUX0
  - VCCAUX1
  - VCCAUX2
  - VCCAUX3
  - VCCAUX4
  - VCCAUX5
  - VCCAUX6
  - VCCAUX7
  - VCCAUX8
  - VCCAUX9
  - VCCAUX10
  - VCCAUX11
  - VCCAUX12
  - VCCAUX13
  - VCCAUX14
  - VCCAUX15
  - VCCAUX16
  - VCCAUX17
  - VCCAUX18
  - VCCAUX19
  - VCCAUX20
  - VCCAUX21
  - VCCAUX22
  - VCCAUX23
  - VCCAUX24
  - VCCAUX25
  - VCCAUX26
  - VCCAUX27
  - VCCAUX28
  - VCCAUX29
  - VCCAUX30
  - VCCAUX31
  - VCCAUX32
  - VCCAUX33
  - VCCAUX34
  - VCCAUX35
  - VCCAUX36
  - VCCAUX37
  - VCCAUX38
  - VCCAUX39
  - VCCAUX40

**POWER**

<Variant Name>



**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (4 of 5)**


Size: A3 Document Number: **AG1** Rev: **SA**

Date: Tuesday, January 10, 2006 Sheet: 9 of 93

AA33	VCC_0	AL141
W33	VCC_1	AT141
P33	VCC_2	AM141
N33	VCC_3	AA140
L33	VCC_4	BA34
J33	VCC_5	AY34
AA32	VCC_6	AW34
Y32	VCC_7	AV34
W32	VCC_8	AX34
V32	VCC_9	AW34
P32	VCC_10	AV34
N32	VCC_11	AX34
M32	VCC_12	AW34
L32	VCC_13	AV34
J32	VCC_14	AX34
AA31	VCC_15	AW30
W31	VCC_16	AV30
V31	VCC_17	AX30
T31	VCC_18	AW30
R31	VCC_19	AV30
P31	VCC_20	AX30
N31	VCC_21	AW30
M31	VCC_22	AV30
L31	VCC_23	AX30
J31	VCC_24	AW30
AA30	VCC_25	AV30
Y30	VCC_26	AX30
W30	VCC_27	AW30
V30	VCC_28	AV30
U30	VCC_29	AX30
T30	VCC_30	AW30
R30	VCC_31	AX30
P30	VCC_32	AW30
N30	VCC_33	AV30
M30	VCC_34	AX30
L30	VCC_35	AW30
J30	VCC_36	AV30
AA29	VCC_37	AX30
Y29	VCC_38	AW30
W29	VCC_39	AV30
V29	VCC_40	AX30
U29	VCC_41	AW30
T29	VCC_42	AV30
R29	VCC_43	AX30
P29	VCC_44	AW30
M29	VCC_45	AV30
L29	VCC_46	AX30
J29	VCC_47	AW30
AA28	VCC_48	AV30
Y28	VCC_49	AX30
W28	VCC_50	AW30
V28	VCC_51	AV30
U28	VCC_52	AX30
T28	VCC_53	AW30
R28	VCC_54	AV30
P28	VCC_55	AX30
N28	VCC_56	AW30
M28	VCC_57	AV30
L28	VCC_58	AX30
J28	VCC_59	AW30
AA27	VCC_60	AV30
Y27	VCC_61	AX30
W27	VCC_62	AW30
V27	VCC_63	AV30
U27	VCC_64	AX30
T27	VCC_65	AW30
R27	VCC_66	AV30
P27	VCC_67	AX30
M27	VCC_68	AW30
L27	VCC_69	AV30
J27	VCC_70	AX30
AA26	VCC_71	AW30
Y26	VCC_72	AV30
W26	VCC_73	AX30
V26	VCC_74	AW30
U26	VCC_75	AV30
T26	VCC_76	AX30
R26	VCC_77	AW30
P26	VCC_78	AV30
N26	VCC_79	AX30
M26	VCC_80	AW30
L26	VCC_81	AV30
J26	VCC_82	AX30
AA25	VCC_83	AW30
Y25	VCC_84	AV30
W25	VCC_85	AX30
V25	VCC_86	AW30
U25	VCC_87	AV30
T25	VCC_88	AX30
R25	VCC_89	AW30
P25	VCC_90	AV30
N25	VCC_91	AX30
M25	VCC_92	AW30
L25	VCC_93	AV30
J25	VCC_94	AX30
AA24	VCC_95	AW30
Y24	VCC_96	AV30
W24	VCC_97	AX30
V24	VCC_98	AW30
U24	VCC_99	AV30
T24	VCC_100	AX30
R24	VCC_101	AW30
P24	VCC_102	AV30
N24	VCC_103	AX30
M24	VCC_104	AW30
L24	VCC_105	AV30
J24	VCC_106	AX30
AA23	VCC_107	AW30
Y23	VCC_108	AV30
W23	VCC_109	AX30
V23	VCC_110	AW30
U23	VCC_111	AV30
T23	VCC_112	AX30
R23	VCC_113	AW30
P23	VCC_114	AV30
N23	VCC_115	AX30
M23	VCC_116	AW30
L23	VCC_117	AV30
J23	VCC_118	AX30
AA22	VCC_119	AW30
Y22	VCC_120	AV30
W22	VCC_121	AX30
V22	VCC_122	AW30
U22	VCC_123	AV30
T22	VCC_124	AX30
R22	VCC_125	AW30
P22	VCC_126	AV30
N22	VCC_127	AX30
M22	VCC_128	AW30
L22	VCC_129	AV30
J22	VCC_130	AX30
AC21	VCC_SM_77	AR15
AA21	VCC_SM_78	AJ15
W21	VCC_SM_79	AJ15
N21	VCC_SM_80	AJ15
M21	VCC_SM_81	AJ15
L21	VCC_SM_82	AJ15
J21	VCC_SM_83	AJ15
AC20	VCC_SM_84	AJ15
AB20	VCC_SM_85	AJ15
Y20	VCC_SM_86	AJ15
W20	VCC_SM_87	AJ15
V20	VCC_SM_88	AJ15
U20	VCC_SM_89	AJ15
T20	VCC_SM_90	AJ15
M20	VCC_SM_91	AJ15
L20	VCC_SM_92	AJ15
J20	VCC_SM_93	AJ15
AB19	VCC_SM_94	AJ15
AA19	VCC_SM_95	AJ15
Y19	VCC_SM_96	AJ15
M19	VCC_SM_97	AJ15
L19	VCC_SM_98	AJ15
J19	VCC_SM_99	AJ15
AC20	VCC_SM_100	AJ15
AB20	VCC_SM_101	AJ15
Y20	VCC_SM_102	AJ15
W20	VCC_SM_103	AJ15
V20	VCC_SM_104	AJ15
U20	VCC_SM_105	AJ15
T20	VCC_SM_106	AJ15
M20	VCC_SM_107	AJ15
L20	VCC_SM_108	AJ15
J20	VCC_SM_109	AJ15
AB19	VCC_SM_110	AJ15
AA19	VCC_SM_111	AJ15
Y19	VCC_SM_112	AJ15
M19	VCC_SM_113	AJ15
L19	VCC_SM_114	AJ15
J19	VCC_SM_115	AJ15




AT23	VSS_180	VSS_273	J11
AN23	VSS_181	VSS_274	D11
AM23	VSS_182	VSS_275	B11
AH23	VSS_183	VSS_276	AV10
AG23	VSS_184	VSS_277	AP10
W23	VSS_185	VSS_278	AL10
K23	VSS_186	VSS_279	AJ10
J23	VSS_187	VSS_280	AG10
F23	VSS_188	VSS_281	AC10
C23	VSS_189	VSS_282	AW10
B23	VSS_190	VSS_283	AV10
A23	VSS_191	VSS_284	AW9
G22	VSS_192	VSS_285	AW9
F22	VSS_193	VSS_286	AR9
E22	VSS_194	VSS_287	AH9
D22	VSS_195	VSS_288	AB9
A22	VSS_196	VSS_289	R9
BA21	VSS_197	VSS_290	G9
AV21	VSS_198	VSS_291	E9
AR21	VSS_199	VSS_292	A9
AN21	VSS_200	VSS_293	AG9
AL21	VSS_201	VSS_294	AG8
AM21	VSS_202	VSS_295	AD8
AA21	VSS_203	VSS_296	U8
P21	VSS_204	VSS_297	L8
K21	VSS_205	VSS_298	K8
J21	VSS_206	VSS_299	C8
H21	VSS_207	VSS_300	BA7
C21	VSS_208	VSS_301	AV7
AW20	VSS_209	VSS_302	A7
AR20	VSS_210	VSS_303	AH7
AM20	VSS_211	VSS_304	AJ7
AA20	VSS_212	VSS_305	AF7
K20	VSS_213	VSS_306	AC7
B20	VSS_214	VSS_307	R7
A20	VSS_215	VSS_308	G7
AN19	VSS_216	VSS_309	D7
AC19	VSS_217	VSS_310	VSS_311
W19	VSS_218	VSS_311	AG6
K19	VSS_219	VSS_312	AD6
G19	VSS_220	VSS_313	AB6
C19	VSS_221	VSS_314	Y6
AH18	VSS_222	VSS_315	U6
P18	VSS_223	VSS_316	K6
H18	VSS_224	VSS_317	H6
D18	VSS_225	VSS_318	B6
A18	VSS_226	VSS_319	B6
AY17	VSS_227	VSS_320	AV5
AR17	VSS_228	VSS_321	A5
AM17	VSS_229	VSS_322	AY4
AK17	VSS_230	VSS_323	AR4
AV16	VSS_231	VSS_324	AP4
W16	VSS_232	VSS_325	AL4
J16	VSS_233	VSS_326	AL4
F16	VSS_234	VSS_327	AJ4
C16	VSS_235	VSS_328	Y4
AN15	VSS_236	VSS_329	R4
AM15	VSS_237	VSS_330	J4
AK15	VSS_238	VSS_331	L4
N15	VSS_239	VSS_332	F4
L15	VSS_240	VSS_333	C4
B15	VSS_241	VSS_334	AY3
A15	VSS_242	VSS_335	AW3
BA14	VSS_243	VSS_336	AV3
AT14	VSS_244	VSS_337	AG3
AG14	VSS_245	VSS_338	AF3
AA14	VSS_246	VSS_339	AD3
W14	VSS_247	VSS_340	AD3
K14	VSS_248	VSS_341	AJ3
J14	VSS_249	VSS_342	AG3
F14	VSS_250	VSS_343	AG3
C14	VSS_251	VSS_344	G3
B14	VSS_252	VSS_345	AT2
A14	VSS_253	VSS_346	AR2
AN13	VSS_254	VSS_347	AP2
AM13	VSS_255	VSS_348	AJ2
AA13	VSS_256	VSS_349	AD2
Y13	VSS_257	VSS_350	AD2
W13	VSS_258	VSS_351	AB2
V13	VSS_259	VSS_352	Y2
U13	VSS_260	VSS_353	U2
T13	VSS_261	VSS_354	T2
R13	VSS_262	VSS_355	H2
P13	VSS_263	VSS_356	J2
M13	VSS_264	VSS_357	N2
L13	VSS_265	VSS_358	F2
J13	VSS_266	VSS_359	C2
H13	VSS_267	VSS_360	AL1
G13	VSS_268		
F13	VSS_269		
E13	VSS_270		
D13	VSS_271		
C13	VSS_272		
B13	VSS_273		
A13	VSS_274		
AN12	VSS_275		
AM12	VSS_276		
AA12	VSS_277		
Y12	VSS_278		
W12	VSS_279		
V12	VSS_280		
U12	VSS_281		
T12	VSS_282		
R12	VSS_283		
P12	VSS_284		
N12	VSS_285		
M12	VSS_286		
L12	VSS_287		
J12	VSS_288		
AA11	VSS_289		
Y11	VSS_290		




NORMAL TYPE

High 5.2mm  
2nd source: 62.10017.661



NORMAL TYPE

High 9.2mm  
2nd source: 62.10017.661




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2 Socket**




Size	Document Number	Rev
Custom	<b>AG1</b>	<b>SB</b>

Date: Tuesday, January 10, 2006 Sheet 11 of 53

# PARALLEL TERMINATION



# Decoupling Capacitor




<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2 Termination Resistor**

Size: A3	Document Number: <b>AG1</b>	Rev: <b>SA</b>
Date: Tuesday, January 10, 2006	Sheet: 12 of 53	

# LAUNCH BD CONN




Pin	Symbol
1	5V
2	USB-
3	USB+
4	GND
5	GND



Pin	Symbol
1	Vin
2	Vin
3	PWM
4	BLON
5	GND
6	GND

Pin	Symbol
1	3V_S0
2	PWRBTN#
3	PROGRAM#
4	EBUTTON#
5	INTERNET#
6	MAIL#
7	NC
8	MAIL_LED#
9	PWR_B_LED#
10	NC
11	INT_MICP
12	INT_MICN

# LCD/INVERTER/CCD CONN




2nd source: 20.K0185.012





Charger:  
 OFF : Battery or DC only  
 Orange : Charging  
 Orange Blink : Battery low

Power:  
 Green : S0  
 Orange : S3  
 Orange Blinking : Enter S4



# LED BD CONN



<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title	<b>LCD / LAUNCH / LEDs</b>		Rev
Size	Document Number	<b>AG1</b>	-1
Custom			

Date: Tuesday, January 10, 2006 Sheet 13 of 53


# CRT I/F & CONNECTOR

Layout Note:  
Place these resistors  
close to the CRT-out  
connector


Ferrite bead impedance: 10 ohm@100MHz




Layout Note:  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.






## Hsync & Vsync level shift



## DDC\_CLK & DATA level shift



## TV OUT CONN




<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT/TV Connector**

Size A3	Document Number <b>AG1</b>	Rev <b>-1</b>
Date: Tuesday, January 10, 2006	Sheet 14 of 53	



Placement Note:  
 Distance between the ICH-7 M and cap on the "P" signal should be identical distance between the ICH-7 M and cap on the "M" signal for same pair.

	INTRVREN
Enable	1
Disable	0



<Variant Name>

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ICH7-M (1 of 4)**

Size: A3 | Document Number: **AG1** | Rev: **-1**

Date: Tuesday, January 10, 2006 | Sheet: 15 of 53







\*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail

<Variant Name>



**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH7-M (3 of 4)**

Size A3	Document Number	Rev
	<b>AG1</b>	<b>-1M</b>
Date: Tuesday, January 10, 2006	Sheet 17 of	53

U20E		
A4	VSS[1]	VSS[98]
A23	VSS[2]	VSS[99]
B1	VSS[3]	VSS[100]
B8	VSS[4]	VSS[101]
B11	VSS[5]	VSS[102]
B14	VSS[6]	VSS[103]
B17	VSS[7]	VSS[104]
B20	VSS[8]	VSS[105]
B26	VSS[9]	VSS[106]
B28	VSS[10]	VSS[107]
C2	VSS[11]	VSS[108]
C6	VSS[12]	VSS[109]
C27	VSS[13]	VSS[110]
D10	VSS[14]	VSS[111]
D13	VSS[15]	VSS[112]
D18	VSS[16]	VSS[113]
D21	VSS[17]	VSS[114]
D24	VSS[18]	VSS[115]
E1	VSS[19]	VSS[116]
E2	VSS[20]	VSS[117]
E4	VSS[21]	VSS[118]
E8	VSS[22]	VSS[119]
E15	VSS[23]	VSS[120]
F3	VSS[24]	VSS[121]
F4	VSS[25]	VSS[122]
F5	VSS[26]	VSS[123]
F12	VSS[27]	VSS[124]
F27	VSS[28]	VSS[125]
F28	VSS[29]	VSS[126]
G1	VSS[30]	VSS[127]
G2	VSS[31]	VSS[128]
G5	VSS[32]	VSS[129]
G6	VSS[33]	VSS[130]
G9	VSS[34]	VSS[131]
G14	VSS[35]	VSS[132]
G18	VSS[36]	VSS[133]
G21	VSS[37]	VSS[134]
G24	VSS[38]	VSS[135]
G25	VSS[39]	VSS[136]
G26	VSS[40]	VSS[137]
H3	VSS[41]	VSS[138]
H4	VSS[42]	VSS[139]
H5	VSS[43]	VSS[140]
H24	VSS[44]	VSS[141]
H27	VSS[45]	VSS[142]
H28	VSS[46]	VSS[143]
J1	VSS[47]	VSS[144]
J2	VSS[48]	VSS[145]
J5	VSS[49]	VSS[146]
J24	VSS[50]	VSS[147]
J25	VSS[51]	VSS[148]
J26	VSS[52]	VSS[149]
K24	VSS[53]	VSS[150]
K27	VSS[54]	VSS[151]
K28	VSS[55]	VSS[152]
L13	VSS[56]	VSS[153]
L15	VSS[57]	VSS[154]
L24	VSS[58]	VSS[155]
L25	VSS[59]	VSS[156]
L26	VSS[60]	VSS[157]
M3	VSS[61]	VSS[158]
M4	VSS[62]	VSS[159]
M5	VSS[63]	VSS[160]
M12	VSS[64]	VSS[161]
M13	VSS[65]	VSS[162]
M14	VSS[66]	VSS[163]
M15	VSS[67]	VSS[164]
M16	VSS[68]	VSS[165]
M17	VSS[69]	VSS[166]
M24	VSS[70]	VSS[167]
M27	VSS[71]	VSS[168]
M28	VSS[72]	VSS[169]
N1	VSS[73]	VSS[170]
N2	VSS[74]	VSS[171]
N5	VSS[75]	VSS[172]
N6	VSS[76]	VSS[173]
N11	VSS[77]	VSS[174]
N12	VSS[78]	VSS[175]
N13	VSS[79]	VSS[176]
N14	VSS[80]	VSS[177]
N15	VSS[81]	VSS[178]
N16	VSS[82]	VSS[179]
N17	VSS[83]	VSS[180]
N18	VSS[84]	VSS[181]
N24	VSS[85]	VSS[182]
N25	VSS[86]	VSS[183]
N26	VSS[87]	VSS[184]
P3	VSS[88]	VSS[185]
P4	VSS[89]	VSS[186]
P12	VSS[90]	VSS[187]
P13	VSS[91]	VSS[188]
P14	VSS[92]	VSS[189]
P15	VSS[93]	VSS[190]
P16	VSS[94]	VSS[191]
P17	VSS[95]	VSS[192]
P24	VSS[96]	VSS[193]
P27	VSS[97]	VSS[194]

ICH7-M-GP




<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ICH7-M (4 of 4)**

Size A3	Document Number <b>AG1</b>	Rev <b>SD</b>
---------	----------------------------	---------------

Date: Tuesday, January 10, 2006 Sheet 18 of 53



TEMP.	Digital Output Data Bits			
	Sign	MSB	LSB	EXT
+127.875	0	111	1111	111
+126.375	0	111	1110	011
+25.5	0	001	1001	100
+1.75	0	000	0001	110
+0.5	0	000	0000	100
+0.125	0	000	0000	001
-0.125	1	111	1111	111
-1.125	1	111	1110	111
-25.5	1	110	0110	100
-55.25	1	100	1000	110
-65.000	1	011	1111	000



**Thermal Get Setting**

Sensor	Setting	T6	T7
Sensor 0	CPU DTS	98	100
Sensor 1	G792-1 CPU	98	100
Sensor 2	G792-2 System	78	83
Sensor 3	G792-3 VGA	110	115

<Variant Name>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller G792**



Size	Document Number	Rev
Custom	<b>AG1</b>	<b>SC</b>

Date: Tuesday, January 10, 2006 Sheet 19 of 53


# SATA Connector





# CDROM Connector







# USB PORT



# BLUETOOTH MODULE CONNECTOR




# MDC 1.5 CONN



<Variant Name>



<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>USB and MDC I/F</b>			
File	Document Number		Rev
Size	AG1		-1
A3	Date: Tuesday, January 10, 2006	Sheet 21	of 53



# Broadcom LAN BCM4401E

IDSEL: AD23  
 INTA-->: INT\_PIRQH#  
 REQ: PCI\_REQ#2

PCI AD0	M7	AD0
PCI AD1	N7	AD1
PCI AD2	P7	AD2
PCI AD3	P5	AD3
PCI AD4	N5	AD4
PCI AD5	M5	AD5
PCI AD6	P4	AD6
PCI AD7	N4	AD7
PCI AD8	P3	AD8
PCI AD9	N2	AD9
PCI AD10	M2	AD10
PCI AD11	M1	AD11
PCI AD12	M2	AD12
PCI AD13	M3	AD13
PCI AD14	L1	AD14
PCI AD15	L2	AD15
PCI AD16	K1	AD16
PCI AD17	E1	AD17
PCI AD18	D1	AD18
PCI AD19	D2	AD19
PCI AD20	D3	AD20
PCI AD21	C1	AD21
PCI AD22	B1	AD22
PCI AD23	B2	AD23
PCI AD24	D4	AD24
PCI AD25	A5	AD25
PCI AD26	B5	AD26
PCI AD27	B6	AD27
PCI AD28	C6	AD28
PCI AD29	C7	AD29
PCI AD30	C8	AD30
PCI AD31	C9	AD31




緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**BCM4401E**  
 Size A3 Document Number AG1 Rev -1  
 Date: Tuesday, January 10, 2006 Sheet 22 of 53

Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	

# LAN Connector



1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

**RJ11 signal must leave the other signal or power plane 100mil.**

DOC\_TIP, DOC\_RING, TIP, RING:  
W/S : 10/100 @ Surface layers  
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6


<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN Connector**



Size A3 Document Number **AG1** Rev **SD**

Date: Tuesday, January 10, 2006 Sheet 23 of 53



\* All 1394 signals must be routed on top side only  
 \* Differential pairs of each ports should have equal trace length  
 \* Stubs must be keep as short as possible

Bypass/Decoupling Capacitors  
 Should be places as close to  
 PCI7412 as possible




**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TI PCI7412 (1 of 2)**



Size: A3    Document Number: **AG1**    Rev: **SB**

Date: Tuesday, January 10, 2006    Sheet 24 of 53








# Mini Card Connector



# 1394 Connector



## Bottom VIEW




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **MINI CARD / 1394**

Size: A3, Document Number: **AG1**, Rev: **-1M**


Date: Tuesday, January 10, 2006, Sheet: 26 of 53

# PCMCIA Socket




## Cardbus I/F

- CBB\_D[0..15] 24,25
- CBB\_A[0..25] 24,25
- CBB\_IORD# 24
- CBB\_IOWR# 24
- CBB\_OE# 24
- CBB\_WEG# 25
- CBB\_REG# 24
- CBB\_RDY 25
- CBB\_WP 25
- CBB\_RESET# 25
- CBB\_WAIT# 25
- CBB\_INPACK# 25
- CBB\_CE1# 24
- CBB\_CE2# 24
- CBB\_BVD1# 25
- CBB\_BVD2# 25
- CBB\_CD1# 25
- CBB\_CD2# 25
- CBB\_VS1# 25
- CBB\_VS2# 25



# Power switch




<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCMCIA**

Size A3	Document Number <b>AG1</b>	Rev <b>SC</b>
---------	----------------------------	---------------



Date: Tuesday, January 10, 2006 Sheet 27 of 53



- 1) When GPIO0 is asserted, AMP should be muted.
- 2) SPDIFO should be turned off when not used.

Configuration:  
 (3 External Jacks, 1 internal Mic, 1 stereo output Speaker Amp.

Pin	Symbol	Location	Re-tasking
35/36	FRONT	AMP, Jack1	AMP output, line input
39/41	SURR	X	X
43/44	CEN/LEFT	X	SURR-VREFO-L/R
45/46	SIDESURR	X	SIDESURR-L is MIC2-VREFO-R, SIDESURR-R is LINE2-VREFO-R
23/24	LINE1	Jack 2	Line input, line output
21/22	MIC1	Jack 3	Mic input, line output
14/15	LINE2	X	X
16/17	MIC2	Int. Mic	Mic input



<Variant Name>


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Asalia codec ALC883**

Size: A3 Document Number: **AG1** Rev: **-1M**

Date: Tuesday, January 10, 2006 Sheet: 28 of 53

# AUDIO OP AMPLIFIER





**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio AMP G1421B / Jack**




Size: A3 Document Number: **AG1** Rev: **-1**

Date: Tuesday, January 10, 2006 Sheet: 29 of 53



### NEWCARD Connector

Reserve the symbol for bottom side connector



<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


**MINI-PCI/NEW Card**

Title	AG1	
Size	Document Number	Rev
A3		-1







Date: Tuesday, January 10, 2006 Sheet 30 of 53

For S/W Debug

Pin No.		Pin No.
1	3D3V_AUX_KBC	2
3	H8_RESET#	4
5	KBC_AC_IN#	6
7	LID_CLOSE#	8
9	PM_SLP_S3#	10
		GND



RE144B




**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **KBC RE144B**

Size: A3 Document Number: AG1 Rev: -1M


Date: Tuesday, January 10, 2006 Sheet: 31 of 53



Connecting a 10 K external pull-down resistor makes the base address sample low, setting the Index-Data pair at 2Eh-2Fh.

### VISHAY FIR/CIR Module

- Layout Guide:  
 (1) FIR\_3D3V : 30 mils,  
 (2) C583, C581 close to U32



<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **SIO 87381 / FIR**

Size: A3 Document Number: **AG1** Rev: **-1**

Date: Tuesday, January 10, 2006 Sheet: 32 of 53



# Internal Keyboard Connector




Keyboard matrix ( from vendor )


	US	Eur	Jap	Ohter
MATRIXID0#	1	0	1	0
MATRIXID1#	1	1	0	0

	Low Active
PSW_CLR#	1 - 5 ON
NC	2 - 6 ON
KBC_MATRIX1	3 - 7 ON
KBC_MATRIX2	4 - 8 ON


31 KROW[1..8] <<< ————  
 31 KCOL[1..16] <<< ————




2nd source: 20.K0198.025




## COVER SWITCH



## TOUCH PAD



## SCROLL KEY



2nd source: 62.40009.341

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **KEYBOARD/TOUCHPAD**


Size A3 Document Number **AG1** Rev **SC**

Date: Tuesday, January 10, 2006 Sheet 33 of 53




7,16,20,26,30,31,32,35,45 PLT\_RST1#  
 31,32 GF\_LPC\_LFRAME#  
 3 PCLK\_FWH  
 15 FWH\_INIT#  
 16 EXT\_FWH#

**GOLDEN FINGER FOR DEBUG BOARD**



Boot Device must have ID[3:0] = 0000  
 Has internal pull-down resistors  
 All may be left floated  
 FPET7 Elec. P3-46




-1 Modify

**SPI FLASH ROM  
 8M Bits**

**SOIC 200 Socket P/N:**  
**Wieson: 62.10076.001**  
**SPI ROM:**  
**SST25LF080A: 72.25080.E01**  
**SST25VF080B : 72.25080.G01**  
**ST M25P80: 72.25P80.001**

**TOP VIEW**



**(BOTTOM VIEW)**


<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **BIOS : SPI**

Size: A3	Document Number: <b>AG1</b>	Rev: <b>-1</b>
----------	-----------------------------	----------------

Date: Tuesday, January 10, 2006 Sheet 34 of 53



# BCM5789 BCM5787M







"GIGA" -- stuff when 5789 or 5787M.  
 "5789" -- stuff when 5789.  
 "5787" -- stuff when 5787.


**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsein 221, Taiwan, R.O.C.

Title		<b>BCM5787M / BCM5789</b>	
Size	Document Number	<b>AG1</b>	
A3		Date: Tuesday, January 10, 2006	Sheet 35 of 53


# Aux Power




# Run Power




**CPU\_CORE**  
Intersil ISL6262




**TPS51124**  
1D8V/1D05V




**Charger Max8725**



**TPS51120**  
5V/3D3V



**Adapter**




<Variant Name>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**

Size: A3	Document Number: AG1	Rev: SA
Date: Tuesday, January 10, 2006	Sheet: 37	of: 53



**PGOOD**  
Power good open-drain output.  
Will be pulled up externally by  
a 680. resistor to VCCP or 1.9k. to 3.3V.



Place close to phase 1 choke  
If NTC=330Kohm, R10=8.66K

470K /0402 size

- 40,41,43,48 CPUCORE\_ON >>>
- 16 PM DPRSLPVR >>>
- 4,15 H DPRSLP# >>>
- 3 CLK\_EN# <<<

Switching Frequency=300KHz

When test without cpu,  
R183 & R184 change to 0 ohms  
If VCC SENSE and VSS SENSE pins have pulled  
resistors to VCC\_CORE\_S0  
==> Remove R183/R184

Place close to phase 1 choke


<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU Vcore Power\_1**

Size: A3 Document Number: **AG1** Rev: -1

Date: Tuesday, January 10, 2006 Sheet: 38 of 53



**I<sub>max</sub>=44A**  
**OCP>=88A**


<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU Vcore Power\_2**

Size: A3	Document Number: <b>AG1</b>	Rev: SD
----------	-----------------------------	---------

Date: Tuesday, January 10, 2006 Sheet 39 of 53



$I_{omax}=11A$   
 $Q_g=9.8nC$ ,  
 $R_{dson}=20\sim 25m\Omega$

$I_{omax}=11A$   
 $Q_g=9.8nC$ ,  
 $R_{dson}=19.6\sim 24m\Omega$

$I_{omax}=11A$   
 $Q_g=9.8nC$ ,  
 $R_{dson}=20\sim 25m\Omega$

$I_{omax}=11A$   
 $Q_g=9.8nC$ ,  
 $R_{dson}=19.6\sim 24m\Omega$



$$V_{out}=1V \cdot (R1+R2) / R2$$

For TPS51120,  
 $V_{out}=5V$

- If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
- If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

$V_{out}=3.3V$

- If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
- If you use a 2.5uH inductor, the minimum ESR is 27m ohm.



	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	switcher OFF	not use	Switchchr ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on

<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **5V\_UP\_S5/3D3V\_S5/5V\_S5**

Size: A3 Document Number: **AG1** Rev: -1





Date: Tuesday, January 10, 2006 Sheet: 40 of 53



**1D05V\_S0/7A**  
**OCP>=14A**



**1D8V / 7.0A**  
**OCP>=14A**



$V_{out} = 0.75V * (R1 + R2) / R2$

$V_{trip} (mV) = R_{trip} (Kohm) * 10 (uA)$   
 $I_{ocp} = (V_{trip} / R_{dson}) + ((1 / (2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2


<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D8V\_S3/1D05V\_S0**

Size A3 Document Number **AG1** Rev -1

Date: Tuesday, January 10, 2006 Sheet 41 of 53



ID = 10A @  
VGS = 10V

AC\_IN Threshold 2.089V Max.  
AC\_IN > 2.089V --> AC DETECT

SET Vout MAX VCELL= 4.1998V/CELL  
VBAT=CELL\*VCELL==>VCELL=VBAT/CELL  
=VREF+ (VVCTL-1.8) /9.52 =4.1998V

When V(ICTL)<0.8V or DCIN<7V  
-->Charge Disable

V( MODE ) >= 2.8V = 4 Cell  
V( MODE ) = 1.8V = 3 Cell





ISOURCE\_MAX = (0.075/R465) \* (VCLS/VREF)  
= 4.1A  
So, Constant Power = 19V \* 4.1A = 77.9W

Pre-CHG I = 305mA  
BATA\_CHG\_I = (0.075/R477) \* (VICTL/3.6)  
= 3.0A  
BATB\_CHG\_I = (0.075/R477) \* (VICTL/3.6)  
= 2.46A

Current limit setting:  
85W (85W/20V=4.25A)

<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>CHARGER_MAX8725</b>			
Size A3	Document Number <b>AG1</b>	Rev -1	
Date: Tuesday, January 10, 2006	Sheet 42	of	53



<Variant Name>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **0D9V/1D2V/1D5V/2D5V**


Size: A3	Document Number: <b>AG1</b>	Rev: -1
----------	-----------------------------	---------

Date: Tuesday, January 10, 2006 Sheet 43 of 53


### ADAPTER IN CIRCUIT



### MAIN BATTERY CONNECTOR




**PCIE TEST PADS**  
**PCIE TEST POINTS MUST BE WITHIN 250 MILS OF THE ASIC BALL WITH POSITIVE AND NEGATIVE SIGNALS THE SAME DISTANCE**



**PCIE SIGNALS CONNECT TO ROOT COMPLEX**

**REFER TO PCI EXPRESS DESIGN GUIDE FOR RECOMMENDED AC COUPLING CAPS PLACEMENT ALONG THE TX INTERCONNECT**



**PCIE EXPRESS INTERFACE**

**M54P: 71.0M54P.A0U**  
**M56P: 71.0M56P.B0U**

**VGA THERMAL SENSOR**




Place near GPU

**IT IS REQUIRED TO DESIGN IN A THERMAL SENSOR TO FACILITATE THERMAL EVALUATION AND TO PROTECT THE ASIC**

STRAPS	PIN	DESCRIPTION OF RECOMMENDED SETTING	RECOMMENDED
STRAP_B_PTX_PWRS_ENB	GPIO0	TRANSMITTER POWER SAVINGS ENABLE - FULL TX OUTPUT SWING	INSTALL 10K RESISTOR
STRAP_B_PTX_DEEMPH_EN	GPIO1	TRANSMITTER DE-EMPHASIS ENABLE DEPENDS ON PCIE CHIPSET BEING USED FOR M26X.M5X INSTALL WITH ATI RS480.RS400.RX480.RC410.RS482 CHIPSETS FOR M26X ONLY DO NOT INSTALL WITH INTEL 915PM CHIPSET	TBD
RSVD	GPIO(3,2)	NO ATI FEATURE ENABLED	DO NOT INSTALL 10K RESISTORS
REVERSE LANES DEBUG ACCESS	GPIO4	NO REVERSED LANE (M26X) NO DEBUG ACCESS (M52P.M54P.M56P)	DO NOT INSTALL 10K RESISTOR
STRAP_FORCE_COMPLIANCE sets the desired PCIE PLL bandwidth for M5x parts.	GPIO5	DO NOT FORCE COMPLIANCE STATE QUICKLY (M26X) NO ATI FEATURE ENABLED (M52P.M54P.M56P)	INSTALL 10K RESISTORS
COMMON MODE RANGE RSVD	GPIO6	NORMAL RANGE (M26X) NO ATI FEATURE ENABLED (M52P.M54P.M56P)	DO NOT INSTALL 10K RESISTORS
DEBUG ACCESS FORCE_COMPLIANCE	GPIO8	NO DEBUG ACCESS (M26X) DON'T FORCE COMPLIANCE STATE(M52P.M54P.M56P)	DO NOT INSTALL 10K RESISTORS
ROMIDCFG(3.0)	GPIO[9,13:11]	SERIAL FLASH ROM TYPE (M26X.M52P.M54P.M56P) - SERIAL M25P10 ROM	1011
MEMORY APERTURE SIZE	GPIO[13:11]	IF NO ROM GPIO11(M26X) AND GPIO12,13(M52.M54.M56) SET MEMORY APERTURE SIZE SEE M26X.M54X.M56X DATA BOOK FOR MEMORY.FRAME BUFFER APERTURE SETTINGS	TBD
MEM_TYPE	MEMID (3.0)	MEMORY TYPE AND SPEED SELECT	TBD
RSVD NO STRAP FUNCTION	H2SYNC V2SYNC GENERICC	ATI FEATURE NOT ENABLED (M52P.M54P.M56P) NO STRAP (M26X)	DO NOT INSTALL 10K RESISTORS
RSVD NO STRAP FUNCTION	PCIE_TEST	ATI FEATURE NOT ENABLED (M52P.M54P.M56P) NO STRAP (M26X)	

MEM_ID0	MEM_ID1	MEM_ID2	MEM_ID3	MEM	SIZE	VENDOR	CHIPS
1	0	1	0	64M	16M*16	Infineon	x2
1	1	1	0	64M	16M*16	Hynix	x2
0	0	1	0	128M	16M*16	Samsung	x4
0	0	1	0	256M	32M*16	Samsung	x4
0	1	0	0	128M	16M*16	Infineon	x4
0	1	0	0	256M	32M*16	Infineon	x4
1	1	0	0	128M	16M*16	Hynix	x4
1	0	0	0	128M	16M*16	Hynix	x4
0	0	0	0	256M	32M*16	Hynix	x4





When no ROM is attached, GPIO[9] is set to 0.  
 GPIO[13:12] is used to select the frame buffer aperture size.  
 GPIO[13:12] = 00: 128M frame buffer, same as ROM strap 00  
 GPIO[13:12] = 01: 256M frame buffer, same as ROM strap 01  
 GPIO[13:12] = 10: 64M frame buffer, same as ROM strap 10  
 GPIO[13:12] = 11: reserved, same as ROM strap 11

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


**ATI M5X-P PCIE 1/4**

Size A3 Document Number **AG1** Rev SD  
 Date: Tuesday, January 10, 2006 Sheet 45 of 53



Modulation Rate		
SEL1	SEL0	Center Spread
L	L	+/- 0.5%
L	H	+/- 1.0%
H	L	+/- 1.5%
H	H	No Spread

ANY UNUSED GPIO CAN OPTIONALLY BE MEMORY TYPE CONFIG STRAPS








FOR M26X PVDD CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO +2.5V

FOR M26X MPVDD CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO VDDC

VOLTAGE DIVIDER 3.3V MEM SS MODOUT TO 1.2V XTALIN/OUT adjust SWING at 1.2v

DVPCNTL,DVPDATA[23..0] ARE CONFIGURED FOR +3.3V SIGNALING MODE ON THIS DESIGN

ANY UNUSED GPIO CAN OPTIONALLY BE PANEL TYPE CONFIG STRAPS



U70B PART 2 OF 7	
AG8	GPIO_34
AH7	GPIO_33
AG9	GPIO_32
AH8	GPIO_31
AH9	GPIO_30
AG10	GPIO_29
AF10	GPIO_27
AH6	GPIO_26
AF8	GPIO_25
AE7	GPIO_24
AE9	GPIO_23
AG7	GPIO_22
AF9	GPIO_21
AF13	GPIO_20
AE13	GPIO_19
AE13	GPIO_18
AK4	NC_DVOVMODE_0
AK4	NC_DVOVMODE_1
AF2	DVPCNTL_0
AF1	DVPCNTL_1
AF3	DVPCNTL_2
AG1	DVPCNTL_3
AG3	DVPCNTL_4
AH2	DVPCNTL_5
AH3	DVPCNTL_6
AJ2	DVPCNTL_7
AJ1	DVPCNTL_8
AK2	DVPCNTL_9
AK3	DVPCNTL_10
AL2	DVPCNTL_11
AL3	DVPCNTL_12
AM3	DVPCNTL_13
AE6	DVPCNTL_14
AE4	DVPCNTL_15
AE5	DVPCNTL_16
AG4	DVPCNTL_17
AJ3	DVPCNTL_18
AH4	DVPCNTL_19
AJ4	DVPCNTL_20
AG5	DVPCNTL_21
AH5	DVPCNTL_22
AF8	DVPCNTL_23
AE7	DVPCNTL_24
AG6	DVPCNTL_25
AD4	GPIO_0
AD2	GPIO_1
AD1	GPIO_2
AD3	GPIO_3
AC1	GPIO_4
AC2	GPIO_5
AC3	GPIO_6
AC4	GPIO_7
AC8	GPIO_8
AC5	GPIO_9
AC6	GPIO_10
AB3	GPIO_11
AB4	GPIO_12
AB5	GPIO_13
AB8	GPIO_14
AB7	GPIO_15
AB6	GPIO_16
AB6	GPIO_17
NC_AB6	GPIO_18
AG12	DPLUS
AG12	DMINUS
AJ14	PVDD
AH14	PVSS
A6	MPVDD
A5	MPVSS
AL26	XTALIN
AM26	XTALOUT
AG14	PLLTEST
AG22	TESTEN
AC7C	ROMCSB
AK17	LVSSR_1
AJ19	LVSSR_2
AF18	LVSSR_3
AH17	LVSSR_4
AG17	LVSSR_5
AG19	LVSSR_6
AH19	LVSSR_7
M52P-GP	LVSSR_8
AK17	LVSSR_10
AJ19	LVSSR_9
M52P-GP	LVSSR_8

VIDEO & MULTIMEDIA

VIP Host/External TMD5

General Purpose I/O

Thermal Diode

PLL & XTAL


Test

ROM

External SSC

LVDS PLL and I/O GND

LVDS PLL and I/O GND



DUAL LINK IS ONLY SUPPORTED ON M56P DO NOT CONNECT TXM,P[3:5] WITH M52P,M54P,M26X

FOR M26X TPVDD CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO +2.5V

FOR M26X TXVDDR CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO +2.5V

FOR M26X AVDD CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO +2.5V

FOR M26X VDD1DI CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO +2.5V

FOR M26X A2VDDQ CONNECT TO +1.8V FOR M52P,M54P,M56P IT IS NO CONNECT

FOR M26X VDD2DI CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO +2.5V

FOR THERMAL SENSOR

FOR M26X GENERICC NO CONNECT OR EXT SPREAD SPECTRUM INPUT FOR M52P,M54P,M56P IT IS GPIO


Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.

ATI M5X-P IO 2/4

AG1


Rev -1M

Date: Tuesday, January 10, 2006 Sheet 46 of 53






**MEMORY INTERFACE A**

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



**MEMORY INTERFACE B**

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



**MEMORY INTERFACE B**

For GDDR2





<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI M5X-P MEM 3/4**

Size: A3 Document Number: **AG1** Rev: SC

Date: Tuesday, January 10, 2006 Sheet: 47 of 53



Part 6 of 7

PART 5 OF 7

BLOCK CAN ALSO BE A PWM OUTPUT FOR BRIGHTNESS CONTROL

CONNECT THESE VDD25 PINS TO 2.5V FOR M52P, M54P, M56P THESE VDD25 PINS ARE NO CONNECT FOR M26X

BACK BIASING APPLIES TO M56P ONLY IF BACK BIAS NOT USED ON M56 CONNECT BBN,PINS TO VSS AND BBP PINS TO VDDC BBN, BBP PINS ARE NO CONNECT FOR M26X, M54P, M52P

FOR M26X LVDDR PINS AE20, AF20, AF19 CONNECT TO +1.8V FOR M52P, M54P, M56P CONNECT TO +2.5V

FOR M26X LVDDR PINS AC21, AC22, AD21, AD22, AE21, AE22 CONNECT TO +2.8V FOR M52P, M54P, M56P CONNECT TO +2.5V



FOR M26X LPVDD CONNECT TO +1.8V FOR M52P, M54P, M56P CONNECT TO +2.5V

FOR M26X VDDPLL CONNECT TO VDDC FOR M52P, M54P, M56P CONNECT TO +1.2V

FOR M26X VDD25 CONNECT TO +1.5V FOR M52P, M54P, M56P CONNECT TO +2.5V

FOR M26X PCIE\_VDD12 CONNECT TO +1.8V FOR M52P, M54P, M56P CONNECT TO +1.2V





RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1%)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance  
 For the value, it can be read by the number before R. (R means resistor)  
 For the tolerance, it can be read from the last letter.  
 For the rating, we don't show on the symbol name.  
 For the size, R2=>0402, R3=>0603, R5=>0805,.....

General Guidelines:

- BBN and BBP must ramp up before or at the same time as VDDC but not after.
- VDDC and MVDDC must be ramped up first, followed by PCIE\_VDDR\_12, PCIE\_PVDD12, VDD25, VDDR1 and VDDR3 (and other I/O powers).
- All powers must be ramped up within 5ms of each other (from the ramp of VDDC to 90% of VDDR3).
- VDD25 can be ramped with VDDC or VDDR1 but it cannot be ramped later than VDDR1.
- The power down is the opposite of the power on sequence: VDDR3/VDDR1 -> VDD25 ->VDDC/MVDDC/BBN/BBP.

Due to the level shifter design in the memory I/Os, in order to avoid over-stressing the thin oxide transistors when VDDR1 is powered on but VDDC is not, VDDC must ramp up before VDDR1. Similarly, VDDC must ramp up before VDDR3. The level shifter design is a function of the transistor types used in 90nm technology and of the voltage level support. The drawback of ramping up VDDC before the I/O voltages (such as VDDR1 and VDDR3) is that parasitic P/N junctions are forward biased, thus creating a conduction path. These conduction paths will pump up VDDR1 (from the memory I/Os) and VDDR3 (from the GPIOs).

The real power up sequence will appear as follows:  
 Figure 2-2. Real Power Up Sequence  
 As long as MVDDC ramps up with VDDC, the pump voltage on VDDR1 should be all right since the DRAM spec will not be violated.

CAPACITOR

Symbol name	Value	Tolerance (J: +/-5, K: +/-10, M: +/-20, Z: +80/-20)	Rating ( X5R / X7R < 80%, Y5V/Y5U/Z5U < 1/3 )	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is  
 Capacitor type + value + rating + size + tolerance + material  
 SCD1U10V2MX-1  
 SC=> SMT Ceramic, TC=> POS cap or SP cap  
 D1U => 0.1uF  
 10V => the voltage rating is 10V  
 2=> 0402, 3=>0603, 5=>0805  
 M=>tolerance J, K, M, Z  
 X=> X7R/X5R, Y=> Y5V  
 -1 => symbol version, nonsense to EE characteristic

<Variant Name>


**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**ATI M5X-P POWER SEQUENCE**

Size A3 Document Number **AG1** Rev **SA**

Date: Tuesday, January 10, 2006 Sheet 49 of 53

# CHAN B DDR2 84BGA 32MX16 MEMORY



FOR M56P AT DDR2 MEMORY SPEEDS ABOVE 350MHZ MEMORY CONTROL SIGNALS WE,CAS,RAS,CS,CKE,ODT AND MEMORY ADDRESS SIGNALS REQUIRE 55 OHM PULLUP TO A VTT RAIL (50% OF VDDQ)

72.55616.C0U IC VRAM HY5PS561621A-25GP FBGA(16M\*16, 350Mhz) Hynix-128M  
 72.18256.B0U IC VRAM HYB18T256161AFL25 BGA (16M\*16, 350Mhz) Infineon-128M  
 72.18512.A0U IC VRAM HYB18T512161BF-25 BGA (32M\*16, 400Mhz) Infineon-256M





<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **VRAM 1/2**

Size: A3 Document Number: **AG1** Rev: SC

Date: Tuesday, January 10, 2006 Sheet: 50 of 53



- 47.50 RASB1# >>> RASB1#
- 47.50 CASB1# >>> CASB1#
- 47.50 WEB1# >>> WEB1#
- 47.50 CSB1\_0# >>> CSB1\_0#
- 47.50 CKEB1 >>> CKEB1
- 47.50 ODTB1 >>> ODTB1
- 47 CLKB1 >>> CLKB1#
- 47 CLKB1# >>> CLKB1#
- 47.50 RDQS#(7..0) >>> RDQS#(7..0)
- 47.50 DQMB#(7..0) >>> DQMB#(7..0)
- 47.50 MDB#(63..0) >>> MDB#(63..0)
- 47.50 MAB#(11..0) >>> MAB#(11..0)
- 47.50 WDQS#(7..0) >>> WDQS#(7..0)

-1 Modify


Title: **VRAM 2/2**

Size: A3 Document Number: **AG1** Rev: -1

Date: Tuesday, January 10, 2006 Sheet: 51 of 53

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

# FAN5234 FOR VGA\_Core



M52:1.0V  
M54:1.1V  
M56:1.1V  
Iomax=17A  
OCP>28A

$$R_{lim} = (11.2 / I_{lim}) * ((100 + R_{sense}) / R_{ds(on)})$$

**POWERPLAY:**  
: 1.0V  
high (3.3V) = set lower core voltage (e.g. VDDC = 1.0V)  
low (0V) = set higher core voltage (e.g. VDDC = 1.2V)  
High : R35 + R31 set Vout to 0.9994V.  
Low : R35 set Vout to 1.19925V.

M54/M56 : 0.95V  
High : R35 + R31 set Vout to 1.0899V.  
Low : R35 set Vout to 0.9503V.

M52 : 0.95V, but don't card it.(1.0V)  
don't mount Q9  
R35 + R31 set Vout to 0.9994V.

ATI M5x VGA Core			
VGA	Ver.	Normal	PowerPlay
M52	A12	1.0	0.95/1.0
M54	A12	1.1	0.95/0.95
M56	B24	1.1	0.95/0.95


<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **VGA CORE 1D1V**

Size A3 Document Number **AG1** Rev **-1**


Date: Tuesday, January 10, 2006 Sheet 52 of 53





# EMI CAP



TOP SIDE:



BOTTOM SIDE:



<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SPRING & BOSS**

Size: A3	Document Number: <b>AG1</b>	Rev: <b>-1</b>
----------	-----------------------------	----------------

Date: Tuesday, January 10, 2006 Sheet 53 of 53