

# Compal Confidential

## NEW50/70/80/90 M/B Schematics Document

Intel Arrandale Processor with DDRIII + Ixex Peak-M  
ATI Madision/Park

2010-01-07

REV: 1.0

<http://laptop-motherboard-schematic.blogspot.com/>


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NEW70 M/B LA-5891P Schematic	1.0
				Date: Friday, January 08, 2010	Sheet 1 of 59

# Compal Confidential

Model Name : NEW50/70/80/90  
File Name : LA5891P

Fan Control  
page 38

Clock Generator  
IDT: 9LVS3199AKLFT  
Realtek: RTM890N-631-VB-GRT  
133/120/100/96/14.318MHZ to PCH  
page 12



<http://laptop-motherboard-schematic.blogspot.com/>

Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>NEW70 M/B LA-5891P Schematic</b>
Date:	Tuesday, December 29, 2009	Sheet	2	of 59

## Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for Arrandale GPU (only for arrandaleCPU)	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for ARD CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VTT to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3V	+3VALW to +3V power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5V	+5VALW to +5V switched power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON*

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

## EC SM Bus1 address

## EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011Xb		

## PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

Option	UMAHD@	VGAMD@	HDMI@	@	SG@
UMA	V	X	V	X	X
VGA	X	V	V	X	X
SG	X	V	V	X	V
NO HDMI	X	X	X	X	X

**3G & BT Config**  
**3G SKU: 3G@**  
**BT SKU: BT@**

**GPU BOM Config**  
**Madison SKU: MADI@**  
**Park SKU: PARK@**

**VRAM BOM Config**  
**X761@: X76198BOL01 Park Samsung 512MB**  
**X762@: X76198BOL02 Park Hynix 512MB**  
**X763@: X76198BOL03 Madison Samsung 1024MB**  
**X764@: X76198BOL04 Madison Hynix 1024MB**  
**X765@: X76198BOL05 Park AMD 512MB**  
**X766@: X76198BOL06 Madison AMD 1024MB**

**LED BOM config**  
**NEW70, 80 SKU: 7080@**  
**NEW50, 90 SKU: 5090@**

**BOM Config**  
**UMA W/O HDMI SKU: BT@/3G@/UMA@/UMAO@**  
**UMA W/ HDMI SKU: BT@/3G@/UMA@/UMAO@/HDMI@/UMAHD@**  
**Discrete W/O HDMI SKU: BT@/3G@/DIS@/DISO@/VGA@**  
**Discrete W/ HDMI SKU: BT@/3G@/DIS@/DISO@/VGA@/HDMI@/VGAMD@**  
**Switchable W/O HDMI SKU: BT@/3G@/DIS@/UMA@/VGA@/SG@**  
**Switchable W HDMI SKU: BT@/3G@/DIS@/UMA@/VGA@/SG@/HDMI@/VGAMD@**

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	ClOCK
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

## Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

## BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

## BTO Option Table

BTO Item	BOM Structure
UMA	UMA@
UMA Only	UMAO@
Discrete	DIS@
Discrete Only	DISO@
GPU ALL Components	VGA@
VRAM	X76@
Switchable	SG@
Connector	CONN@
3G	3G@
Blue Tooth	BT@
Unpop	@
UMA HDMI	UMAHD@
Discrete HDMI	VGAMD@
UMA & DIS POP HDMI	HDMI@
GPU Madision	MADI@
GPU Park	PARK@
NEW70, 80 LED	7080@
NEW50, 90 LED	5090@

## USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port	
EHCI1	UHCI0	0	USB/B (Right Side)	
		1	USB Port (Left Side)	
		2	USB/B (Right Side)	
	UHCI1	UHCI2	3	
			4	
			5	
			6	
EHCI2	UHCI3	7		
		8	Camera	
		9	Card Reader	
	UHCI4	UHCI5	10	SIM Card
			11	Blue Tooth
			12	Mini Card(WLAN)
	UHCI6	13	Mini Card(GPS)	

## X76@

ID3, ID1 : VRAM Vender

Location	VRAM_ID3	VRAM_ID1
Samsung	0 R492	0 R474
HYNIX	1 R491	0 R474
AMD	1 R491	1 R473

ID2: VRAM Size


Location	VRAM_ID2
8PCS 64Mx16	0 R482
4PCS 64Mx16	1 R483

## VRAM P/N :

Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)  
Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V )  
AMD : SA00003PF20 (S IC D3 23EY2367MB-12)


<http://laptop-motherboard-schematic.blogspot.com/>

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Document Number	NEW70 M/B LA-5891P Schematic			Rev 1.0
Date	Tuesday, December 29, 2009	Sheet	3	of 59



### eDP Signals Mapping

eDP Singal	PEG Singals	Lane Reversal
eDP_TX0	PEG HTX_C_GRX_P15	PEG HTX_C_GRX_P0
eDP_TX#0	PEG HTX_C_GRX_N15	PEG HTX_C_GRX_N0
eDP_TX1	PEG HTX_C_GRX_P14	PEG HTX_C_GRX_P1
eDP_TX#1	PEG HTX_C_GRX_N14	PEG HTX_C_GRX_N1
eDP_TX2	PEG HTX_C_GRX_P13	PEG HTX_C_GRX_P2
eDP_TX#2	PEG HTX_C_GRX_N13	PEG HTX_C_GRX_N2
eDP_TX3	PEG HTX_C_GRX_P12	PEG HTX_C_GRX_P3
eDP_TX#3	PEG HTX_C_GRX_N12	PEG HTX_C_GRX_N3
eDP_AUX	PEG GTX_C_HRX_P13	PEG GTX_C_HRX_P2
eDP_AUX#	PEG GTX_C_HRX_N13	PEG GTX_C_HRX_N2
eDP_HPD#	PEG GTX_C_HRX_P12	PEG GTX_C_HRX_P3



#### CFG0 - PCI-Express Configuration Select

\*1:Single PEG  
0:Bufurcation enabled

#### CFG3 - PCI-Express Static Lane Reversal



\*1 :Normal Operation  
0 :Lane Numbers Reversed  
15 > 0, 14 > 1, ...

#### CFG4 - Display Port Presence

\*1:Disabled; No Physical Display Port attached to Embedded Display Port  
0:Enabled; An external Display Port device is connected to the Embedded Display Port

Default

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	PROCESSOR (1/6) DMI,FDI,PEG		Size
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev
				NEW70 M/B LA-5891P Schematic		1.0
				Date:	Tuesday, December 29, 2009	Sheet 4 of 59





**JTAG MAPPING 2009/09/16 update**

Scan Chain (Default)	STUFF -> R488, R476 NO STUFF -> R475, R481
CPU Only	STUFF -> R488, R475 NO STUFF -> R480, R481, R476
GMCH Only	STUFF -> R481, R476 NO STUFF -> R488, R475, R480

2009/2/4  
Delete damping resistor for  
power noise and Layout space  
issue

<http://laptop-motherboard-schematic.blogspot.com/>



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (2/6) CLK,JTAG	
Size	Document Number	NEW70 M/B LA-5891P Schematic		Rev	
B				1.0	
Date:	Tuesday, December 29, 2009	Sheet	5	of 59	



10 DDR\_A\_D[0..63]  
 10 DDR\_A\_DM[0..7]  
 10 DDR\_A\_DQS[0..7]  
 10 DDR\_A\_DOS[0..7]  
 10 DDR\_A\_MA[0..15]

JCPU1C

DDR A D0 A10  
 DDR A D1 C10  
 DDR A D2 C7  
 DDR A D3 A7  
 DDR A D4 B10  
 DDR A D5 D10  
 DDR A D6 E10  
 DDR A D7 A8  
 DDR A D8 D8  
 DDR A D9 F10  
 DDR A D10 E6  
 DDR A D11 SA\_DQ[10]  
 DDR A D12 E9  
 DDR A D13 B7  
 DDR A D14 E7  
 DDR A D15 C6  
 DDR A D16 H10  
 DDR A D17 G8  
 DDR A D18 K7  
 DDR A D19 J8  
 DDR A D20 G7  
 DDR A D21 G10  
 DDR A D22 J7  
 DDR A D23 J10  
 DDR A D24 L7  
 DDR A D25 M6  
 DDR A D26 M8  
 DDR A D27 L9  
 DDR A D28 L6  
 DDR A D29 K8  
 DDR A D30 N8  
 DDR A D31 P9  
 DDR A D32 AH5  
 DDR A D33 AF5  
 DDR A D34 AK6  
 DDR A D35 AK7  
 DDR A D36 AF6  
 DDR A D37 AG5  
 DDR A D38 AJ7  
 DDR A D39 AJ6  
 DDR A D40 AJ10  
 DDR A D41 AJ9  
 DDR A D42 AL10  
 DDR A D43 AK12  
 DDR A D44 AK8  
 DDR A D45 AL7  
 DDR A D46 AK11  
 DDR A D47 AL8  
 DDR A D48 AN8  
 DDR A D49 AM10  
 DDR A D50 AR11  
 DDR A D51 AL11  
 DDR A D52 AM9  
 DDR A D53 AN9  
 DDR A D54 AT11  
 DDR A D55 AP12  
 DDR A D56 AM12  
 DDR A D57 AN12  
 DDR A D58 AM13  
 DDR A D59 AT14  
 DDR A D60 AT12  
 DDR A D61 AL13  
 DDR A D62 AR14  
 DDR A D63 AP14  
 SA\_DQ[63]

DDR SYSTEM MEMORY A

SA\_CK[0] AA6  
 SA\_CK#0 AA7  
 SA\_CKE[0] P7  
 SA\_CK[1] Y6  
 SA\_CK#1 Y5  
 SA\_CKE[1] P6  
 SA\_CS#0 AE2  
 SA\_CS#1 AE8  
 SA\_ODT[0] AD8  
 SA\_ODT[1] AF9  
 SA\_DM[0] B9  
 SA\_DM[1] D7  
 SA\_DM[2] LH7  
 SA\_DM[3] M7  
 SA\_DM[4] AG6  
 SA\_DM[5] AM7  
 SA\_DM[6] AN10  
 SA\_DM[7] AN13  
 SA\_DQS#0 C9  
 SA\_DQS#1 C8  
 SA\_DQS#2 C9  
 SA\_DQS#3 CA9  
 SA\_DQS#4 CAH7  
 SA\_DQS#5 CAK9  
 SA\_DQS#6 CAP11  
 SA\_DQS#7 CAT13  
 SA\_DQS[0] C8  
 SA\_DQS[1] F9  
 SA\_DQS[2] H9  
 SA\_DQS[3] M9  
 SA\_DQS[4] AH8  
 SA\_DQS[5] AK10  
 SA\_DQS[6] AN11  
 SA\_DQS[7] AR13  
 SA\_MA[0] Y3  
 SA\_MA[1] W1  
 SA\_MA[2] AA8  
 SA\_MA[3] AA3  
 SA\_MA[4] V1  
 SA\_MA[5] AA9  
 SA\_MA[6] V8  
 SA\_MA[7] T1  
 SA\_MA[8] Y9  
 SA\_MA[9] U6  
 SA\_MA[10] AD4  
 SA\_MA[11] U3  
 SA\_MA[12] AG8  
 SA\_MA[13] T3  
 SA\_MA[14] V9  
 SA\_MA[15] V9  
 DDR A CLK0 10  
 DDR A\_CLK0# 10  
 DDR A\_CKE0 10  
 DDR A\_CLK1 10  
 DDR A\_CLK1# 10  
 DDR A\_CKE1 10  
 DDR A\_CS0# 10  
 DDR A\_CS1# 10  
 DDR A\_ODT0 10  
 DDR A\_ODT1 10  
 DDR A\_DM0  
 DDR A\_DM1  
 DDR A\_DM2  
 DDR A\_DM3  
 DDR A\_DM4  
 DDR A\_DM5  
 DDR A\_DM6  
 DDR A\_DM7  
 DDR A\_DQS#0  
 DDR A\_DQS#1  
 DDR A\_DQS#2  
 DDR A\_DQS#3  
 DDR A\_DQS#4  
 DDR A\_DQS#5  
 DDR A\_DQS#6  
 DDR A\_DQS#7  
 DDR A\_DOS#0  
 DDR A\_DOS#1  
 DDR A\_DOS#2  
 DDR A\_DOS#3  
 DDR A\_DOS#4  
 DDR A\_DOS#5  
 DDR A\_DOS#6  
 DDR A\_DOS#7  
 DDR A\_MA0  
 DDR A\_MA1  
 DDR A\_MA2  
 DDR A\_MA3  
 DDR A\_MA4  
 DDR A\_MA5  
 DDR A\_MA6  
 DDR A\_MA7  
 DDR A\_MA8  
 DDR A\_MA9  
 DDR A\_MA10  
 DDR A\_MA11  
 DDR A\_MA12  
 DDR A\_MA13  
 DDR A\_MA14  
 DDR A\_MA15

IC:AUB\_CFD\_rPGA,R1P0  
 CONN@

11 DDR\_B\_D[0..63]  
 11 DDR\_B\_DM[0..7]  
 11 DDR\_B\_DQS[0..7]  
 11 DDR\_B\_DOS[0..7]  
 11 DDR\_B\_MA[0..15]

JCPU1D



DDR B D0 B5  
 DDR B D1 A5  
 DDR B D2 C3  
 DDR B D3 B3  
 DDR B D4 E4  
 DDR B D5 A6  
 DDR B D6 C4  
 DDR B D7 A4  
 DDR B D8 D1  
 DDR B D9 D2  
 DDR B D10 F2  
 DDR B D11 F1  
 DDR B D12 C2  
 DDR B D13 F5  
 DDR B D14 F3  
 DDR B D15 G4  
 DDR B D16 H6  
 DDR B D17 G2  
 DDR B D18 J6  
 DDR B D19 J3  
 DDR B D20 G1  
 DDR B D21 G5  
 DDR B D22 J2  
 DDR B D23 J1  
 DDR B D24 J5  
 DDR B D25 L3  
 DDR B D26 L3  
 DDR B D27 M2  
 DDR B D28 K5  
 DDR B D29 K4  
 DDR B D30 M4  
 DDR B D31 N5  
 DDR B D32 AE3  
 DDR B D33 AG1  
 DDR B D34 AJ3  
 DDR B D35 AK1  
 DDR B D36 AG4  
 DDR B D37 AG3  
 DDR B D38 AJ4  
 DDR B D39 AH4  
 DDR B D40 AK3  
 DDR B D41 AK4  
 DDR B D42 AM6  
 DDR B D43 AN2  
 DDR B D44 AK5  
 DDR B D45 AK2  
 DDR B D46 AM4  
 DDR B D47 AM3  
 DDR B D48 AP3  
 DDR B D49 AN5  
 DDR B D50 AT4  
 DDR B D51 AN6  
 DDR B D52 AN4  
 DDR B D53 AN3  
 DDR B D54 AT5  
 DDR B D55 AT6  
 DDR B D56 AN7  
 DDR B D57 AP6  
 DDR B D58 AP8  
 DDR B D59 AT9  
 DDR B D60 AT7  
 DDR B D61 AP9  
 DDR B D62 AR10  
 DDR B D63 AT10  
 SB\_DQ[0]  
 SB\_DQ[1]  
 SB\_DQ[2]  
 SB\_DQ[3]  
 SB\_DQ[4]  
 SB\_DQ[5]  
 SB\_DQ[6]  
 SB\_DQ[7]  
 SB\_DQ[8]  
 SB\_DQ[9]  
 SB\_DQ[10]  
 SB\_DQ[11]  
 SB\_DQ[12]  
 SB\_DQ[13]  
 SB\_DQ[14]  
 SB\_DQ[15]  
 SB\_DQ[16]  
 SB\_DQ[17]  
 SB\_DQ[18]  
 SB\_DQ[19]  
 SB\_DQ[20]  
 SB\_DQ[21]  
 SB\_DQ[22]  
 SB\_DQ[23]  
 SB\_DQ[24]  
 SB\_DQ[25]  
 SB\_DQ[26]  
 SB\_DQ[27]  
 SB\_DQ[28]  
 SB\_DQ[29]  
 SB\_DQ[30]  
 SB\_DQ[31]  
 SB\_DQ[32]  
 SB\_DQ[33]  
 SB\_DQ[34]  
 SB\_DQ[35]  
 SB\_DQ[36]  
 SB\_DQ[37]  
 SB\_DQ[38]  
 SB\_DQ[39]  
 SB\_DQ[40]  
 SB\_DQ[41]  
 SB\_DQ[42]  
 SB\_DQ[43]  
 SB\_DQ[44]  
 SB\_DQ[45]  
 SB\_DQ[46]  
 SB\_DQ[47]  
 SB\_DQ[48]  
 SB\_DQ[49]  
 SB\_DQ[50]  
 SB\_DQ[51]  
 SB\_DQ[52]  
 SB\_DQ[53]  
 SB\_DQ[54]  
 SB\_DQ[55]  
 SB\_DQ[56]  
 SB\_DQ[57]  
 SB\_DQ[58]  
 SB\_DQ[59]  
 SB\_DQ[60]  
 SB\_DQ[61]  
 SB\_DQ[62]  
 SB\_DQ[63]

DDR SYSTEM MEMORY - B

SB\_CK[0] W8  
 SB\_CK#0 W9  
 SB\_CKE[0] M3  
 SB\_CK[1] V7  
 SB\_CK#1 V6  
 SB\_CKE[1] M2  
 SB\_CS#0 AB8  
 SB\_CS#1 AD6  
 SB\_ODT[0] AC7  
 SB\_ODT[1] AD1  
 SB\_DM[0] D4  
 SB\_DM[1] E1  
 SB\_DM[2] H3  
 SB\_DM[3] K1  
 SB\_DM[4] AH1  
 SB\_DM[5] AL2  
 SB\_DM[6] AR4  
 SB\_DM[7] AT8  
 DDR B\_CLK0 11  
 DDR B\_CLK0# 11  
 DDR B\_CKE0 11  
 DDR B\_CLK1 11  
 DDR B\_CLK1# 11  
 DDR B\_CKE1 11  
 DDR B\_CS0# 11  
 DDR B\_CS1# 11  
 DDR B\_ODT0 11  
 DDR B\_ODT1 11  
 DDR B\_DM0  
 DDR B\_DM1  
 DDR B\_DM2  
 DDR B\_DM3  
 DDR B\_DM4  
 DDR B\_DM5  
 DDR B\_DM6  
 DDR B\_DM7  
 SB\_DQS#0 D5  
 SB\_DQS#1 E4  
 SB\_DQS#2 D4  
 SB\_DQS#3 L4  
 SB\_DQS#4 AH2  
 SB\_DQS#5 AL4  
 SB\_DQS#6 AR5  
 SB\_DQS#7 AR8  
 DDR B\_DQS#0  
 DDR B\_DQS#1  
 DDR B\_DQS#2  
 DDR B\_DQS#3  
 DDR B\_DQS#4  
 DDR B\_DQS#5  
 DDR B\_DQS#6  
 DDR B\_DQS#7  
 SB\_DOS#0 C5  
 SB\_DOS#1 E3  
 SB\_DOS#2 H4  
 SB\_DOS#3 M5  
 SB\_DOS#4 AC2  
 SB\_DOS#5 AP5  
 SB\_DOS#6 AR7  
 SB\_DOS#7 AR7  
 DDR B\_DOS#0  
 DDR B\_DOS#1  
 DDR B\_DOS#2  
 DDR B\_DOS#3  
 DDR B\_DOS#4  
 DDR B\_DOS#5  
 DDR B\_DOS#6  
 DDR B\_DOS#7  
 SB\_MA[0] U5  
 SB\_MA[1] V2  
 SB\_MA[2] T5  
 SB\_MA[3] V3  
 SB\_MA[4] B1  
 SB\_MA[5] T8  
 SB\_MA[6] R2  
 SB\_MA[7] R6  
 SB\_MA[8] R4  
 SB\_MA[9] R5  
 SB\_MA[10] AB5  
 SB\_MA[11] P3  
 SB\_MA[12] R3  
 SB\_MA[13] AF7  
 SB\_MA[14] P5  
 SB\_MA[15] N1  
 DDR B\_MA0  
 DDR B\_MA1  
 DDR B\_MA2  
 DDR B\_MA3  
 DDR B\_MA4  
 DDR B\_MA5  
 DDR B\_MA6  
 DDR B\_MA7  
 DDR B\_MA8  
 DDR B\_MA9  
 DDR B\_MA10  
 DDR B\_MA11  
 DDR B\_MA12  
 DDR B\_MA13  
 DDR B\_MA14  
 DDR B\_MA15


IC:AUB\_CFD\_rPGA,R1P0  
 CONN@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (3/6) DDRIII	
Size	Document Number	NEW70 M/B LA-5891P Schematic		Rev	1.0
Date:	Tuesday, December 29, 2009	Sheet	6	of	59





**VTT Rail**  
 Auburndale +1.1VS\_VTT=1.05V  
 Clarksfield +1.1VS\_VTT=1.1V

+CPU-CORE Decoupling	C, uF	ESR, mohm	Stuffing Option
SPCAP, Polymer	4X470uF	4m ohm/4	2X470uF
MLCC 0805 X5R	16X22uF	3m ohm/12	
	16X10uF	3m ohm/16	







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor (5/6) PWR	
Size	Document Number	NEW70 M/B LA-5891P Schematic		Rev	1.0
Date:	Tuesday, December 29, 2009	Sheet	8	of	59






<http://laptop-motherboard-schematic.blogspot.com/>




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title <b>PROCESSOR (6/6) VSS</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer	Document Number <b>NEW70 M/B LA-5891P Schematic</b>
Date:	Tuesday, December 29, 2009	Sheet	9	of	59




**Layout Note:**  
Place near JDIMM1



**Layout Note:**  
Place near JDIMM1.203 & JDIMM1.204



<http://laptop-motherboard-schematic.blogspot.com/>





### DDR3 SO-DIMM A H=8mm

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	DDRIII-SODIMM SLOT1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	NEW70 M/B LA-5891P Schematic
Date:	Tuesday, December 29, 2009	Sheet	10	of	59


- 6 DDR\_B\_DQS[0..7]
- 6 DDR\_B\_D[0..63]
- 6 DDR\_B\_DM[0..7]
- 6 DDR\_B\_DQS[0..7]
- 6 DDR\_B\_MA[0..15]

2008/9/8 #400755  
 Calpella Clarkstead  
 DDR3 SO-DIMM  
 VREFDQ Platform  
 Design Guide Change Details




**Layout Note:**  
Place near JDIMM2

**Layout Note:** Place these 4 Caps near Command and Control signals of DIMMB




**Layout Note:**  
Place near JDIMM2.203 & JDIMM2.204




Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	DDR3 SO-DIMM B H=4mm	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NEW70 M/B LA-5891P Schematic	1.0
				Date: Tuesday, December 29, 2009	1 Sheet of 59

**DDR3 SO-DIMM B  
H=4mm**


SM010014520 3000ma 220ohm@100mhz DCR 0.04



SM010014520 3000ma 220ohm@100mhz DCR 0.04




SM010014520 3000ma 220ohm@100mhz DCR 0.04




<http://laptop-motherboard-schematic.blogspot.com/>

### Clock Generator




IDT: 9LRS3199AKLFT, SA00003P00  
 SILEGO: SLG8SP587V(WF), SA00002XY10  
 Low Power:  
 IDT: 9LVS3199AKLFT, SA00003HR00  
 Realtek: RTM890N-631-VB-GRT, SA00003HQ10




IDT 9LVS3199AKLFT NC






IDT Have Internal Pull-Down  
 FOR Realtek




PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz




Security Classification				Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Clock Generator (CK505)		Size	
Date: Tuesday, December 29, 2009		Sheet 12 of 59		Customer: NEW70 M/B LA-5891P Schematic		Rev 1.0	



HDA\_SYNC  
On Die PLL VR is supplied by 1.5V when sampled High, 1.8V when sampled Low.





If GPIO33 pull down, ME will not working. For factory update ME, pull down resistor pull under door.




GPIO33 has a weak internal pull-up  
NOTE: Asserting the GPIO33 low on the rising edge of PWROK will also halt Intel Management Engine after chipset bringup and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.

2009/08/23  
Debug Port DG1.7 P27.28  
TDO,TDI,TMS  
Pull up for Production Units  
unpop TDO,TDI,TMS resiste




enable iTPM: SPI\_MOSI High  
MOSI This signal has a weak internal pull-down resistor. This signal must be sampled low.

2008 Intel MOW36/MOW50  
TDO:  
Reserved on ES1 Sample  
Mount R724, R722 on ES2 Sample  
MP mount R646, R644,  
R645, R643 and remove  
others



Project ID	GPIO21
NEW50/70/80/90	0
NEW71/91	1



	GPIO19	GPIO37
dGPU	0	0
iGPU	0	1
SG	1	X



For PCIE LAN


For Wireless LAN

For Mini2

For PCIE LAN

For Wireless LAN


1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP



1222 GPIO66  
PULL HIGH:8L  
PULL DOWN:6L

Project Structure				
GPIO21	GPIO65	GPIO66	Structure	
ID2	ID1	ID0	DVT	
0	0	0	DVT	
0	0	1	PVT	
0	1	0	PVT	




6/9 MOW23 Request add 25MHz crystal supporting Integrated Graphics




Security Classification				Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (2/9) PCIE, SMBUS, CLK				
Size	Document Number	Date			Rev			
Customer	NEW70 M/B LA-5891P Schematic	Friday, January 08, 2010			14 of 59			

- 4 DMI\_HTX\_PRX\_N[0..3] DMI\_HTX\_PRX\_N[0..3]
- 4 DMI\_HTX\_PRX\_P[0..3] DMI\_HTX\_PRX\_P[0..3]
- 4 DMI\_PTX\_HRX\_N[0..3] DMI\_PTX\_HRX\_N[0..3]
- 4 DMI\_PTX\_HRX\_P[0..3] DMI\_PTX\_HRX\_P[0..3]



- 4 H\_FDI\_TXN[0..7] H\_FDI\_TXN[0..7]
- 4 H\_FDI\_TXP[0..7] H\_FDI\_TXP[0..7]




09/09/14 WW37 PCH WAKE# PU 10K




U41C REV1.0		DMI		FDI	
DMI0RXN	BA18	FDI_RXN0	BA18	H_FDI_TXN0	
DMI1RXN	BH17	FDI_RXN1	BH17	H_FDI_TXN1	
DMI2RXN	BD16	FDI_RXN2	BD16	H_FDI_TXN2	
DMI3RXN	BJ16	FDI_RXN3	BJ16	H_FDI_TXN3	
	BA16	FDI_RXN4	BA16	H_FDI_TXN4	
	BE14	FDI_RXN5	BE14	H_FDI_TXN5	
	BA14	FDI_RXN6	BA14	H_FDI_TXN6	
	BC12	FDI_RXN7	BC12	H_FDI_TXN7	
DMI0RXP	BB18	FDI_RXP0	BB18	H_FDI_TXP0	
DMI1RXP	BE17	FDI_RXP1	BE17	H_FDI_TXP1	
DMI2RXP	BC16	FDI_RXP2	BC16	H_FDI_TXP2	
DMI3RXP	BG16	FDI_RXP3	BG16	H_FDI_TXP3	
	AW16	FDI_RXP4	AW16	H_FDI_TXP4	
	BD14	FDI_RXP5	BD14	H_FDI_TXP5	
	BB14	FDI_RXP6	BB14	H_FDI_TXP6	
	BD12	FDI_RXP7	BD12	H_FDI_TXP7	
DMI0TXN		FDI_INT	BJ14	H_FDI_INT	4
DMI1TXN		FDI_FSYNC0	BE13	H_FDI_FSYNC0	4
DMI2TXN		FDI_FSYNC1	BH13	H_FDI_FSYNC1	4
DMI3TXN		FDI_LSYNC0	BJ12	H_FDI_LSYNC0	4
		FDI_LSYNC1	BG14	H_FDI_LSYNC1	4



**No used Integrated LAN, connecting LAN\_RST# to GND**




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (3/9) DMI, FDI, PM	
Size	Document Number	Customer		Rev	
	NEW70 M/B LA-5891P Schematic			1.0	
Date:	Tuesday, December 29, 2009	Sheet	15	of 59	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Customer		Document Number		NEW70 M/B LA-5891P Schematic	
Date:	Tuesday, December 29, 2009	Sheet	16	of	59






Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	PCH (6/9) GPIO, CPU, MISC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		1.0	
Customer	NEW70 M/B LA-5891P Schematic	Date:	Tuesday, December 29, 2009	Sheet	18 of 59





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (7/9) PWR	
Size	Customer	Document Number	NEW70 M/B LA-5891P Schematic		Rev
Date:	Tuesday, December 29, 2009	Sheet	19	of	59

All Ibox Peak-M Power rails with netnames +1.1VS and +1.1V rails are actually +1.05VS and +1.05V rails





Security Classification		Compal Secret Data	
Issued Date	2009/08/01	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title	PCH (8/9) PWR		
Size	Document Number	Rev	1.0
Customer	NEW70 M/B LA-5891P Schematic		
Date	Tuesday, December 29, 2009	Sheet	20 of 59

AY7	VSS[159]	H49	VSS[259]
B11	VSS[160]	H5	VSS[260]
B15	VSS[161]	J24	VSS[261]
B19	VSS[162]	K11	VSS[262]
B23	VSS[163]	K43	VSS[263]
B31	VSS[164]	K7	VSS[264]
B35	VSS[165]	K24	VSS[265]
B39	VSS[165]	L14	VSS[265]
B43	VSS[166]	L18	VSS[266]
B47	VSS[167]	L2	VSS[267]
B51	VSS[168]	L22	VSS[268]
B7	VSS[169]	L32	VSS[269]
BG12	VSS[170]	L36	VSS[270]
BB12	VSS[171]	L40	VSS[271]
BB16	VSS[172]	L52	VSS[272]
BB24	VSS[173]	M12	VSS[273]
BB30	VSS[175]	M16	VSS[274]
BB34	VSS[176]	M20	VSS[275]
BB38	VSS[177]	M38	VSS[276]
BB42	VSS[178]	M34	VSS[277]
BB49	VSS[178]	M38	VSS[278]
BB5	VSS[179]	M42	VSS[279]
BC10	VSS[180]	M46	VSS[280]
BC14	VSS[182]	M49	VSS[282]
BC18	VSS[183]	M5	VSS[283]
BC22	VSS[184]	M8	VSS[284]
BC32	VSS[185]	M24	VSS[285]
BC36	VSS[186]	P11	VSS[285]
BC40	VSS[187]	AD15	VSS[286]
BC44	VSS[188]	P22	VSS[287]
BC52	VSS[190]	AD30	VSS[288]
BH9	VSS[191]	P30	VSS[289]
BD48	VSS[192]	AD32	VSS[290]
BD49	VSS[193]	AD34	VSS[291]
BD5	VSS[194]	P42	VSS[291]
BE12	VSS[195]	P45	VSS[292]
BE16	VSS[196]	AD46	VSS[293]
BE20	VSS[197]	P47	VSS[293]
BE24	VSS[198]	R2	VSS[294]
BE30	VSS[198]	AD7	VSS[295]
BE34	VSS[199]	AE2	VSS[296]
BE38	VSS[201]	AE4	VSS[297]
BE42	VSS[202]	AE12	VSS[298]
BE46	VSS[203]	T49	VSS[299]
BE48	VSS[204]	Y13	VSS[299]
BE50	VSS[204]	Y15	VSS[300]
BE6	VSS[205]	Y18	VSS[301]
BE8	VSS[206]	Y19	VSS[301]
BE9	VSS[207]	Y20	VSS[302]
BF3	VSS[208]	Y22	VSS[302]
BF49	VSS[209]	Y23	VSS[303]
BF51	VSS[210]	Y24	VSS[303]
BG19	VSS[211]	Y25	VSS[304]
BG24	VSS[212]	Y26	VSS[304]
BG4	VSS[213]	Y27	VSS[305]
BG50	VSS[214]	Y28	VSS[305]
BH11	VSS[216]	Y29	VSS[306]
BH19	VSS[217]	Y30	VSS[306]
BH23	VSS[218]	Y31	VSS[307]
BH31	VSS[219]	Y32	VSS[307]
BH35	VSS[220]	Y33	VSS[308]
BH39	VSS[221]	Y34	VSS[308]
BH43	VSS[222]	Y35	VSS[309]
BH47	VSS[223]	Y36	VSS[309]
BH7	VSS[224]	Y37	VSS[310]
C12	VSS[225]	Y38	VSS[310]
C50	VSS[226]	Y39	VSS[311]
D51	VSS[227]	Y40	VSS[311]
E12	VSS[228]	Y41	VSS[312]
E16	VSS[229]	Y42	VSS[312]
E20	VSS[230]	Y43	VSS[313]
E24	VSS[231]	Y44	VSS[313]
E30	VSS[232]	Y45	VSS[314]
E34	VSS[233]	Y46	VSS[314]
E38	VSS[234]	Y47	VSS[315]
E42	VSS[235]	Y48	VSS[315]
E46	VSS[236]	Y49	VSS[316]
E48	VSS[237]	Y50	VSS[316]
E6	VSS[238]	Y51	VSS[317]
E8	VSS[239]	Y52	VSS[317]
F49	VSS[240]	Y53	VSS[318]
F5	VSS[241]	Y54	VSS[318]
G10	VSS[242]	Y55	VSS[319]
G14	VSS[243]	Y56	VSS[319]
G2	VSS[244]	Y57	VSS[320]
G22	VSS[246]	Y58	VSS[320]
G32	VSS[247]	Y59	VSS[321]
G36	VSS[248]	Y60	VSS[321]
G40	VSS[249]	Y61	VSS[322]
G44	VSS[250]	Y62	VSS[322]
G52	VSS[251]	Y63	VSS[323]
AF39	VSS[252]	Y64	VSS[323]
H16	VSS[253]	Y65	VSS[324]
H20	VSS[254]	Y66	VSS[324]
H30	VSS[255]	Y67	VSS[325]
H34	VSS[256]	Y68	VSS[325]
H38	VSS[257]	Y69	VSS[326]
H42	VSS[258]	Y70	VSS[326]





AB16	VSS[0]	AK30	VSS[80]
AA19	VSS[1]	AK31	VSS[81]
AA20	VSS[2]	AK32	VSS[82]
AA22	VSS[3]	AK34	VSS[83]
AM19	VSS[4]	AK35	VSS[84]
AA26	VSS[5]	AK38	VSS[85]
AA28	VSS[6]	AK43	VSS[86]
AA30	VSS[7]	AK46	VSS[87]
AA31	VSS[9]	AK49	VSS[88]
AA32	VSS[10]	AK5	VSS[89]
AB11	VSS[11]	AK8	VSS[90]
AL2	VSS[12]	AL2	VSS[91]
AB23	VSS[13]	AM11	VSS[92]
AB30	VSS[14]	BB44	VSS[93]
AB31	VSS[15]	AD24	VSS[94]
AB32	VSS[16]	AM20	VSS[95]
AB38	VSS[17]	AM22	VSS[96]
AB43	VSS[18]	AM24	VSS[97]
AB47	VSS[19]	AM26	VSS[98]
AB5	VSS[20]	AM28	VSS[99]
AB8	VSS[21]	BA42	VSS[100]
AC2	VSS[22]	AM30	VSS[101]
AC52	VSS[23]	AM30	VSS[102]
AD11	VSS[24]	AM32	VSS[103]
AD12	VSS[25]	AM34	VSS[104]
AD16	VSS[26]	AM35	VSS[105]
AD23	VSS[27]	AM38	VSS[106]
AD30	VSS[28]	AM39	VSS[107]
AD31	VSS[29]	AM42	VSS[108]
AD32	VSS[30]	AM42	VSS[109]
AD34	VSS[31]	AM46	VSS[110]
AL22	VSS[32]	AV22	VSS[111]
AD42	VSS[33]	AM49	VSS[112]
AD46	VSS[34]	AM7	VSS[113]
AD49	VSS[35]	AM7	VSS[114]
AD7	VSS[36]	AA50	VSS[115]
AE2	VSS[37]	BB10	VSS[116]
AE4	VSS[38]	AN52	VSS[117]
AE12	VSS[39]	AN52	VSS[118]
Y13	VSS[40]	AN52	VSS[119]
Y15	VSS[41]	AP12	VSS[120]
Y18	VSS[42]	AP42	VSS[121]
Y19	VSS[43]	AP46	VSS[122]
Y20	VSS[44]	AP49	VSS[123]
Y22	VSS[45]	AP5	VSS[124]
Y23	VSS[46]	AP8	VSS[125]
Y24	VSS[47]	AR2	VSS[126]
Y25	VSS[48]	AR52	VSS[127]
Y26	VSS[49]	AT11	VSS[128]
Y27	VSS[50]	BA12	VSS[129]
Y28	VSS[51]	AH49	VSS[130]
Y29	VSS[52]	AT32	VSS[131]
Y30	VSS[53]	AT36	VSS[132]
Y31	VSS[54]	AT41	VSS[133]
Y32	VSS[55]	AT47	VSS[134]
Y34	VSS[56]	AT7	VSS[135]
Y35	VSS[57]	AV12	VSS[136]
Y36	VSS[58]	AV16	VSS[137]
Y37	VSS[59]	AV20	VSS[138]
Y38	VSS[60]	AV24	VSS[139]
Y39	VSS[61]	AV30	VSS[140]
Y40	VSS[62]	AV34	VSS[141]
Y41	VSS[63]	AV38	VSS[142]
Y42	VSS[64]	AV42	VSS[143]
Y43	VSS[65]	AV49	VSS[144]
Y44	VSS[66]	AV5	VSS[145]
Y45	VSS[67]	AV5	VSS[146]
Y46	VSS[68]	AV8	VSS[147]
Y47	VSS[69]	AW14	VSS[148]
Y48	VSS[70]	AW18	VSS[149]
Y49	VSS[71]	AW2	VSS[150]
Y50	VSS[72]	AW32	VSS[151]
Y51	VSS[73]	AW36	VSS[152]
Y52	VSS[74]	AW40	VSS[153]
Y53	VSS[75]	AW52	VSS[154]
Y54	VSS[76]	AY11	VSS[155]
Y55	VSS[77]	AY43	VSS[156]
Y56	VSS[78]	AY47	VSS[157]
Y57	VSS[79]	AV14	VSS[158]

# PCH XDP Port




REV1.0  
IBEXPEAK-M\_FCBGA107

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS & PCH XDP Port	
Size	Document Number	Customer		Rev	
	NEW70 M/B LA-5891P Schematic	NEW70 M/B LA-5891P Schematic		1.0	
Date:	Thursday, January 07, 2010	Sheet	21	of 59	


4 PEG GTX\_HRX\_N[0..15]   
 4 PEG GTX\_HRX\_P[0..15]   
 4 PEG HTX\_C\_GRX\_N[0..15]   
 4 PEG HTX\_C\_GRX\_P[0..15] 

# GFX PCIE LANE REVERSAL

<http://laptop-motherboard-schematic.blogspot.com/>




Park XT P/N : SA00003M500 ( S IC 216-0774009 A11 PARK XT S3 631P C38)  
 Madison Pro P/N : SA00003M300 ( S IC 216-0772000 MADISON PRO FCBGA 0FA)



For M96, AH16 is NC

2 VGA@ 1  
R498 10K\_0402\_5%


17 PLTRST\_VGA# 

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				M96 PCIE / LVDS	
				NEW70 M/B LA-5891P Schematic	
Date: Tuesday, December 29, 2009				Sheet 22 of 59	





**Park is single channel for memory (channel B only)**



If use M96 upper resistor will change to 100ohm for MVREFDA/B and MVREFSA/B


In M97, Medison and Park, AF28 is FB\_VDDC, AG28 is FB\_VDDCI, AH29 is FB\_GND. GORE\_SEN and FB\_GND should route as differential pair Same as VDDCI\_SEN and FB\_GND

If use M96 upper resistor will change to 100ohm for MVREFDA/B and MVREFSA/B

M96 use 4.7K to PD directly.

	M96	Broadway
R228	4.7k Ohm	10k Ohm
	S022470180	S022810280
	0 Ohm	680 Ohm
R159	S022800080	S0228680080
	4.7k Ohm	DNTI
	1000 pF	68 pF
C659	SE074102K80	SE071680J80

Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Memory
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Customer			Document Number	Rev
NEW70 M/B LA-5891P Schematic			1.0	
Date:	Tuesday, December 29, 2009	Sheet	24	of 59



2009/09/14  
update P/N SM010005500 500ma 600ohm@100MHZ DCR 0.38

2009/08/27  
remove VDDRHA, VDDRHB

2009/08/27  
remove +VGA\_CORE power

2009/08/27  
remove +VGA\_CORE power

Back Bias is not supported on M97, Broadway, Madison and Park Connect to VDDCI directly

M97 and Mahattan VDDC and VDDCI ball assignments are different from M96, If M96 is populated on this design, VDDC and VDDCI should be shorted.


2009/08/27  
RemoveBack Biasing

2009/09/17  
ADD BIF\_VDDCI N27, T27

2009/08/27  
short BBP

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title
				M96 Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY OTHER PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Tuesday, December 29, 2009				Sheet 25 of 59







<http://laptop-motherboard-schematic.blogspot.com/>

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>NEW70 M/B LA-5891P Schematic</b> Date: Tuesday, December 29, 2009   Sheet: 27 of 59










Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VRAM_DDR3 / Channel B Date: Tuesday, December 29, 2009 Sheet 28 of 59




# LCD POWER CIRCUIT




## LCD/LED PANEL Conn.




## SWITCHABLE



## UMA ONLY








## Discrete ONLY






Security Classification	Compal Secret Data		Title
Issued Date	2009/08/01	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<b>NEW70 M/B LA-5891P Schematic</b> Document Number Customer
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date: Wednesday, January 06, 2010 1 Sheet 29 of 59

# CRT Connector




<http://laptop-motherboard-schematic.blogspot.com/>


<b>Security Classification</b>	<b>Compal Secret Data</b>		<b>Compal Electronics, Inc.</b>	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				<b>NEW70 M/B LA-5891P Schematic</b>
				Rev 1.0
				Date: Tuesday, December 29, 2009   Sheet 30 of 59







Option	UMAHD@	VGAHD@	HDMI@	@	SG@
UMA	V	X	V	X	X
VGA	X	V	V	X	X
SG	X	V	V	X	V
NO HDMI	X	X	X	X	X



EQ0	EQ1	Equalization
0	0	12dB
0	1	9dB
1	0	6dB
1	1	3dB (default)




CG0	CG1	CG2	Swing	Pre-amp	Slew-rate
0	0	0	450	0	0
0	0	1	420	0	-3db
0	1	0	450	0	-3db (default)
0	1	1	460	0	-4db
1	0	0	340	0	0
1	0	1	400	2db	0
1	1	0	400	2db	0
1	1	1	420	0	0




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Level Shift & Conn	
Size	Document Number	NEW70 M/B LA-5891P Schematic		Rev 1.0	
Date	Tuesday, December 29, 2009	Sheet	31	of 59	

### SATA HDD1 Conn.



### SATA ODD Conn.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
http://laptop				NEW70 M/B LA-5891P Schematic
Date: Tuesday, December 29, 2009				Rev 1.0
Sheet 32 of 59				






# LAN Connector




BOTHHAND: S X'FORM\_GST5009-D LF LAN, SP050006B00  
 TIMAG:S X'FORM\_IH-160 LAN, SP050006F00




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Magnetic & RJ45	
Size	Document Number	Date		Rev	
Customer	NEW70 M/B LA-5891P Schematic	Tuesday, December 29, 2009		1.0	
Date				Sheet 34 of 59	

## For Wireless LAN





Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)


## For 3G / GPS To 3G Module Connect



Security Classification				Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title				
				MINI CARD (WLAN & TV-Tuner)				
Size	Document Number				Rev			
Customer	NEW70 M/B LA-5891P Schematic				1.0			
Date:	Monday, January 04, 2010	Sheet	35	of	59			



2009/08/14 CHANGE cap



2009/08/25 Update Footprint(follow NAL00)


USB Conn.

(Port 1)

SUYIN\_020133GB004M51PZR CONN@



USB/B Conn.

(Port 0,2)




2009/08/24 CHANGE Conn to FFC Type

Card Reader Conn.




BT Conn.

(Port 11)




BT Wire Cable Note:  
Pin 3, Pin 4 NC

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
				USB / BT / USBB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev	1.0
		NEW70 M/B LA-5891P Schematic			
Date:	Tuesday, December 29, 2009	Sheet	36	of	59




Place on RAM door




Place on MiniCard




Board ID definition, Please see page 3.



PCH\_TEMP\_ALERT# Pull high at Page 18 (PCH side)










Project ID definition, Please see page 3.





EC_PROJECTID	HIGH	LOW

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	EC ENE KB926
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	NEW70 M/B LA-5891P Schematic		Rev	1.0
Date:	Tuesday, December 29, 2009	Sheet	37	of	59



<http://laptop-motherboard-schematic.blogspot.com/>


LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
NEW70/80/90	Blue	Amber	Blue	Amber	Blue	Amber		






# Power Button

ON/OFF switch




# Power ON Circuit





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NEW70 M/B LA-5891P Schematic	1.0
				Date:	Tuesday, December 29, 2009
				Sheet	39 of 59

SM010014520 3000ma 220ohm@100mhz DCR 0.04




(output = 300 mA)




### HD Audio Codec

SM010015410 300ma 80ohm@100mhz DCR 0.3





AGND

DGND




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	HD Audio Codec ALC272X	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Customer	Rev
http://laptop			NEW70 M/B LA-5891P Schematic	1.0	
			Date: Tuesday, December 29, 2009	1 Sheet	40 of 59

GAIN0	GAIN1	AV (inv)	Ri
0	0	6dB	90k
0	1	10dB	70k
1	0	15.6dB	45k
1	1	21.6dB	25k





### Int. Speaker Conn.

Left Side





Right Side



Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Amplifier & Audio Jack
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>NEW70 M/B LA-5891P Schematic</b> Date: Tuesday, December 29, 2009   Sheet 41 of 59


### FAN1 Conn




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				NEW70 M/B LA-5891P Schematic
				Rev 1.0
				Date: Tuesday, December 29, 2009 Sheet 42 of 59

[http://lapl.com/compal/secretdata/compal\\_secretdata.html](http://lapl.com/compal/secretdata/compal_secretdata.html)


**+5VALW TO +5VS**




**+3VALW TO +3V(AUX Power)**




**+3VALW TO +3VS**






**+1.8VS to +1.8VSDGPU for GPU**



**+1.5V to +1.5VS**



**+1.5V to +1.5VSDGPU for GPU**



2009/08/17 add VGA\_ON#



2009/08/14  
CP\_S3PowerReduction  
WhitePaper\_Rev0.9  
0.75VS speed up discharge

Security Classification	Compal Secret Data		Title
Issued Date	2008/08/10	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			



Compal Electronics, Inc.		
<b>DC Interface</b>		
Document Number	NEW70 M/B LA-5891P Schematic	Rev 1.0
Date	Thursday, January 07, 2010	E Sheet 43 of 59

http://laptop






Vin Dectector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V



Security Classification			
Compal Secret Data			
Issued Date	2007/09/20	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			



Compal Electronics, Inc.			
DCIN & DETECTOR			
Title	Document Number	Rev	1.0
Customer	NEW70 M/B LA-5891P Schematic		
Date:	Tuesday, December 29, 2009	Sheet	44 of 59

<http://laptop>




**PH1 under CPU botten side :**

CPU thermal protection at 92 degree C  
Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP	
Size	Document Number	Rev			
Custom	NEW70 M/B LA-5891P Schematic	1.0			
Date:	Tuesday, December 29, 2009	Sheet	45	of	59

<http://laptop>



For +5VALWP  
 Power Budget=8.8A, Ipeak=7A, I max=4.9A  
 Fsw=300KHz by RT8206 setting.  
 $\Delta I=2.61A$ ,  $1/2\Delta I=1.306A$   
 $5uA*PR344=10*Iocpmin*18m\Omega*1.3$   
 $\Rightarrow PR344=397K\Omega-402K\Omega$

$5uA*402K=10*ILIMITmin*18m\Omega*1.3$   
 $ILIMITmin=8.589A$   
 $5uA*402K=10*ILIMITmax*15m\Omega*1.1$   
 $ILIMIT=12.181A$   
 $Iocp=9.89A-13.48A$

For +3VALWP  
 Power Budget=4.72A, Ipeak=4.72A, I max=4A  
 $Iocpmin=4.72*1.2=5.664\sim 5.7A$   
 $Fsw=375KHz$ ,  $\Delta I=1.547A$ ,  $1/2\Delta I=0.773A$   
 $5uA*PR345=10*Iocpmin*Rdsonmax*1.3$   
 $5uA*PR345=10*5.7A*18m\Omega*1.3$   
 $PR345=266.76K\Omega-267K\Omega$


$5uA*267K\Omega=10*ILIMITmin*18m\Omega*1.3$   
 $ILIMITmin=5.705A$   
 $5uA*267K\Omega=10*ILIMITmax*15m\Omega*1.1$   
 $ILIMITmax=8.09A$   
 $Iocp=6.47A-8.86A$

Security Classification	Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/08/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
Document Number			NEW70 M/B LA-5891P Schematic	
Date:	Tuesday, December 29, 2009	Sheet	46	Rev 1.0
			of	59

Iada=0~4.74A (90W/19V=4.736A)  
Iada=0~3.42A (90W/19V=3.421A)

ADP\_I = 19.9\*Iadapter\*Rsense

CP = 85%\*Iada ; CP = 4.07A  
CP = 85%\*Iada ; CP = 2.91A



**CP mode**  
Iinput=(1/0.02) (0.05\*VacIm/2.39+0.05)  
where VacIm=1.502V, Iinput=4.07A


**CC=0.6-4.48A**  
Iref=0.7224\*Ichange  
KI=0.7224  
IREF=0.43V~3.24V


K1  
Vchlim=Iref\*(PR374/(PR372+PR374))  
=Iref\*(100K/(80.6K+100K))  
=Iref\*0.5537  
Ichange=(165mV/PR369)\*(Vchlim/3.3V)  
=(165m/20m)\*(1/3.3V)\*Iref\*0.5537  
=1.3842\*Iref  
Iref=0.7224\*Ichange =>KI=0.7224

Kv  
Rinternal ic=514K Rcc=3K R1=PR379=15.4K R2=PR381=31.6K  
R=514K/31.6K/(15.4K+3K)=11.372K  
r=514K/(514K/31.6K+28.14K)  
Vcell=0.175\*Vadj+3.99V  
4.2V=0.175\*Vadj+3.99V =>Vadj=1.2V  
Vadj=Vref\*(R/(R+514K))+CALIBRATE\*(r/(r+514K))  
1.1403=CALIBRATE\*0.6048 =>CALIBRATE=1.899  
1.899=(4.2-(Vcell+A\*0.175))\*Kv=(4.2-(4.2+A\*0.175))\*Kv  
A=Vref\*(R/(R+514K))=0.052  
Kv=9.451

LI-3S :13.5V---BATT-OVP=1.5012V  
BATT-OVP=0.1112\*VMB  
Per cell=4.5V

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V






**ACIN**

Precharge detector			
	Min.	typ.	Max
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V

**BATT ONLY**

Precharge detector			
	Min.	typ.	Max
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PRECHARGE
http://lpt				Size
				Document Number
				NEW70 M/B LA-5891P Schematic
				Rev
				1.0
				Date
				Tuesday, December 29, 2009
				Sheet
				48 of 59



7,39,43,47 SUSP#

39,43 SUSP

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>+1.8VSP/+0.75VSP</b>	Size Document Number <b>NEW70 M/B LA-5891P Schematic</b>
Date: Tuesday, December 29, 2009			Sheet 49 of 59	Rev 1.0


<http://lapt>



- EN\_PSV
1. GND=>Disable SMPS
  2. FLOAT=>PWM\_only mode
  3. HIGH=>Auto\_skip mode

Because +1.5VSP has 17.74A power budget, it includes DDR3, VGA chip, VRAM, so must use molding choke.


37,43 SYSON



R<sub>ds</sub> = 4.5mΩ (Typ)  
5.6mΩ (Max)

VFB=0.75V  
 $V_o = VFB * (1 + PR418 / PR419) = 1.52V$   
 Freq=282KHz(min) , 300KHz(typ)  
 C<sub>esr</sub>=15m ohm  
 I<sub>peak</sub>=15.82A  
 I<sub>ocpmin</sub>=18.98A  
 $\Delta I = ((19-1.5) * (1.5/19)) / (L * Freq) = 4.899A$   
 $1/2 \Delta I = 2.449A$   
 I<sub>ocp</sub>=18.09A~29.13A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5VP	
Size	Document Number	Customer	Rev		
	NEW70 M/B LA-5891P Schematic		1.0		
Date:	Tuesday, December 29, 2009	Sheet	50	of 59	




PR195/PC172/PC174 must pop and modify in PVT.

VGA\_CORE  
 $F = 1 / (75 * e^{-12 * 44.2}) = 300K$   
 $I_{peak} = 33A$   $I_{max} = 23.1A$   $I_{ocp} = 39.6A$   
 $I_{ocpmin} = (5.11K * 26uA) / ((5.6mohm / 2) * 1.2) = 39.54A$   
 $I_{ocpmin} = 39.54A$

GPU_VID1	GPU_VID0	Core Voltage Level MADISON PRO	Core Voltage Level PARK XT
1	1	0.90 V	0.93 V
0	1	0.95 V	1.00 V
1	0	1.00 V	1.05 V X
0	0	1.05 V X	1.12 V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/12/18	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>NEW70 M/B LA-5891P Schematic</b> Date: Tuesday, December 29, 2009   Sheet 51 of 59




$F_{sw} = 1 / (PR470 * K) = 231KHz,$   
 $K = 75 * 10^{-12}$   
 $+1.05VSP\_VTT$   
 $I_{peak} = 25A$   
 $I_{max} = 17.5A$   
 $R_{sen} (PR467) = 2.2K$   
 $I_{ocp} = 31.19A \sim 56.41A$   
 $V_{ref} = (R_b / (R_{top} + R_{bot})) * V_o$   
 $\Rightarrow 0.6 = (6.65 / (5.11 + 6.65)) * V_o$   
 $V_o = 1.061V$

Layout Note:  
Close IC  
單獨拉回不搭Pin15

Material Note:  
330uF/9 mΩ, number  
are 3, Power 1, HW 2

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/4/15	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.05VS_VTTP Document Number NEW70 M/B LA-5891P Schematic Date: Tuesday, December 29, 2009 Sheet 52 of 59

Intel Aburndale CPU(Integrate Graphics) Ipeak=22A Imax=15A  
 OCP calculation : Assume DCR=1.1m ohm  
 $G1=Rn/(Rn+Rsum)=0.617$   
 where  $Rn=PR277 // (PR274+PH3)=5.875k\ ohm$   
 $Rsum=PR269=3.65k\ ohm$   
 $LL=2*Rdroop*G1*DCR/Ri=6.96m\ V/A$   
 where  $Rdroop=PR271=8.66k\ ohm, Ri=PR283=1.69k\ ohm$   
 $Iocp=OCP\ Threshold*Rdroop/LL=24.89A$





2009-1214 common circuit modify.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/4/15	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. (WHETHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY) WITHOUT WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
NEW70 M/B LA-5891P Schematic				Rev 1.0
Date: Tuesday, December 29, 2009				Sheet 53 of 59

PH0	PH1	# of PH
0	1	2
1	1	3

	HFM_VID	HFM_Icc	LL	Icc_TDC	Icc_Dyn
Auburndale 45W	1.075	50	1.9m	37	35
Auburndale 35W	0.975	38	1.9m	29	27
Clarksfield SV	0.95	51	1.9m	38	39
Clarksfield XE	0.95	65	TBD	48	TBD

### ADP3212MNR2G\_QFN48\_7X7



Avoid high dV/dt

Connect to input caps

Place PH1 close to PHASE 1 inductor on the same layer

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	For BOM unique.	For BOM unique.	0.1	46	Change PD8 from SC1SS355003(S DIO 1SS355) to SC100001K00( DIO 1SS355 SOD323 T/R-5K)	2009-10-21	to DVT
2	For BOM unique.	For BOM unique.	0.1	54	Delete PQ86/PQ91 SB00000HL00(S TR TPCA8030-H 1N SOP). Add PQ87/PQ90 SB00000HL00(S TR TPCA8030-H 1N SOP).	2009-10-21	to DVT
3	For UMA Arrandale CPU commond design.	For UMA Arrandale CPU, we just only pop 1 HS MOS and 1 LS MOS.	0.1	54	Delete PQ89/PQ93 SB00000GL00(S TR TPCA8028-H 1N SOP)	2009-10-21	to DVT
4	For VTT Power rail commond design.	For VTT Power rail commond design, we pop 1 HS MOS and 1LS MOS.	0.1	52	Delete PQ95 SB00000GL00(S TR TPCA8028-H 1N SOP)	2009-10-21	to DVT
5	CIS link error.	CIS link error.	0.1	54	Change PR500 from SD028100A00(S RES 1/16W 10 +-5% 0402) to SD028100A80(S RES 1/16W 10 +-5% 0402)	2009-10-21	to DVT
6	BOM unique.	BOM unique.	0.1	47	Chnage PC265 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-10-21	to DVT
7	BOM unique.	BOM unique.	0.1	49	Chnage PC284 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-10-21	to DVT
8	BOM unique.	BOM unique.	0.1	54	Chnage PC350 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-10-21	to DVT
9	BOM unique.(For Madison/Park SKU)	BOM unique.(For Madison/Park SKU)	0.1	52	Chnage PC367 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-10-21	to DVT
10	BOM unique.	BOM unique.	0.1	46	Change PC225/PC227 from SE153106K80(S CER CAP 10U 25V K X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)	2009-10-21	to DVT
11	BOM unique.	BOM unique.	0.1	54	Change PC339/PC341 from SE153106K80(S CER CAP 10U 25V K X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206) Change PC354/PC355 from SE153106K80(S CER CAP 10U 25V K X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)	2009-10-21	to DVT
12	+1.05VS_VTTP Cost down 1 LS MOS. HW request.	+1.05VS_VTTP Cost down 1 LS MOS. Because +1.05VS_VTT has voltage drop issue, HW request, remote sense to close to PCH.	0.2	52	Delete PQ95 SB00000GL00(S TR TPCA8028-H 1N SOP ) Delete PR471 SD028000080(S RES 0 0402 5%) Delete PR473 from SD034100A80(S RES 10 0402 5%) Add PR564 SD028000080(S RES 1/16W 0 0402 5%)	2009-10-29	to DVT
13	Adjust +1.05VS_VTTP OCP.	Because we remove a LS MOS, so OCP must adjust.	0.2	52	Change PR467 from SD000004080(S RES 1/16W 2.2K +-1% 0402) to SD034499180(S RES 1/16W 4.99K 0402 1%)	2009-10-29	to DVT
14	+1.8VSP2, Using MP2121 for 1.8V only.	No need to use LDO for +1.8V. Delete all PU19 circiut.	0.2	49	Delete PU19 SA00001NC00 (S IC APL5913-KAC-TRL SO 8P)	2009-10-29	to DVT
15	+1.8VSP2, Using MP2121 for 1.8V only.	No need to use LDO for +1.8V. Delete all PU19 circiut.	0.2	49	Delete PR402 SD034150280, PR404 SD034120280.	2009-10-29	to DVT
16	+1.8VSP2, Using MP2121 for 1.8V only.	No need to use LDO for +1.8V. Delete all PU19 circiut.	0.2	49	Delete PC273 SE075103K80 PC275 SE000000I10 Delete PC272 SE107475K80, PC271 SE107105M80	2009-10-29	to DVT
17	+VGA_COREP, efficiency issue.	Increase Freq, decrease choke, to improve efficiency.	0.2	51	Change PR196 from SD034442280 to SD034365280. Change PL14 from SL200000V00 to SH000005680	2009-10-29	to DVT
18	+VGA_COREP, OVP issue.	Becasue if PR199/PR202 pop 0ohm, it will cause OVP when VID change from 00 to 11)	0.2	51	Change PR199/PR202 from SD028000080 to SD028100280 (S RES 1/16W 10K 0402 5%)	2009-10-29	to DVT
19	+VGA_COREP, cost issue.	Cost down.	0.2	51	Change PQ75/PQ78 from SB00000GL00(S TR TPCA8028-H 1N SOP) to SB000009F80(S TR AO4456 1N SO8)	2009-10-29	to DVT
20	+VGA_COREP, satndard design.	+VGA_COREP, satndard design, pop 1HS MOS and 2LS MOS, so remove one HS MOS PQ79.	0.2	51	Delete PQ79 SB00000L80 (S TR SI7686DP-T1-E3 1N POWERPAK SO8 )	2009-10-29	to DVT
21	+GFX_COREP, spike issue.	Because +GFX_COREP has spike voltage issue, add schottky diode across GFXVR_EN and VS_ON to solve it.	0.2	51	Add PD17 SCS00000200 (S SCH DIO RB751V-40 SOD-323 )	2009-10-29	to DVT
22	+VGA_COREP, OCP caaculation erroe issue.	Because VGA_CORE has 2 LS MOS, APW7138 detect LS Rdson, so when caculate OCP, Rdson must reduce 1/2.	0.2	51	Change PR190 from SD034649180 to SD034511180 (S RES 1/16W 5.11K 0402 1%)	2009-10-29	to DVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD-PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	NEW70 M/B LA-5891P Schematic	1.0			
Date:	Tuesday, December 29, 2009	Sheet	55	of	59



Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	CPU choke TOHO quality issue.	Because TOHO has quality issue before, change to Panasonic choke.	0.2	54	Change PL40/PL41 from SHS00000F000 S COIL 0.36UH +-20% SF-1104-R36 23A to SH000005680 S COIL 0.36UH +-20% PCMC104T-R36MN1R17	2009-1029	to DVT
2	+VGA_COREP, voltage change.	ATI updated Park output voltage.	0.2	51	Change PR197 from SD034649280 to SD034432280.	2009-1029	to DVT
3	+VGA_COREP, voltage change.	ATI updated Park output voltage.	0.2	51	Chnage PR198 from SD034953180 to SD034887180.	2009-1029	to DVT
4	+VGA_COREP, voltage change.	ATI updated Park output voltage.	0.2	51	CHange PR201 from SD034316280 to SD034255280.	2009-1029	to DVT
5	+VGA_COREP, initial state unknow.	When VGA_CORE start up, but VBIOS doesn't ready, the VID is unknow, add pull down R.	0.2	51	Add PR557/PR560 SD028100280 ( S RES 1/16W 10K 0402 5%)	2009-1029	to DVT
6	+1.0VSPDGPU,adjust power sequence.	Because HW request that adjust power sequence, we will follow the value which given by HW.	0.2	52	Change PC369 from SE076104K80 to SE000000K80 (S CER CAP 1U 0402 X7R)	2009-1029	to DVT
7	+1.0VSPDGPU,adjust power sequence.	Because HW request that adjust power sequence, we will follow the value which given by HW.	0.2	52	Change PR530 from SD028150380 to SD034270280 (S RES 1/16W 27K 0402 1%)	2009-1029	to DVT
8	+1.0VSPDGPU,adjust power sequence.	Because HW request that adjust power sequence, we will follow the value which given by HW.	0.2	52	Delete PR562 SD028220280 ( S RES 1/16W 22K +-5% 0402)	2009-1029	to DVT
9	+0.75VSP,adjust power sequence.	Because HW request that adjust power sequence, we will follow the value which given by HW.	0.2	49	Change PR409 SD028000080 to SD034249280 ( 24.9K 0402 1%) Change PC287 from SE076104K80 to SE000000K80	2009-1029	to DVT
10	=1.8VSP, voltage too small.	Because +1.8VSP drop in HW side, increase +1.8VSP.	0.2	49	Change PR405 from SD034316380(S RES 1/16W 316K +-1% 0402) to SD034309380(S RES 1/16W 309K 0402 1%)	2009-1029	to DVT
11	+GFX_COREP, spike voltage issue.	Because GFX_COREP has spike voltage issue, originally we add a schottcky diode to solve it, but Intel's command is that do not add it, because of overdriving, so delete it now.	0.3	53	Delete PD17 SCS00000Z00( S SCH DIO RB751V-40 SOD-323)	2009-1104	to DVT
12	+GFX_COREP, EMI request.	EMI request to add snubber.	0.3	53	Add PR268 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC199 SE025681K80(S CER CAP 680P 50V K X7R 0603)	2009-1104	to DVT
13	+1.05VS_VTTP, EMI request.	EMI request to add snubber.	0.3	52	Add PR465 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC332 SE025681K80(S CER CAP 680P 50V K X7R 0603)	2009-1104	to DVT
14	+VGA_COREP, EMI request.	EMI request to add snubber.	0.3	51	Add PR191 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC171 SE025681K80(S CER CAP 680P 50V K X7R 0603)	2009-1104	to DVT
15	+1.5VP, EMI request.	EMI request to add snubber.	0.3	50	Add PR415 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC294 SE025681K80(S CER CAP 680P 50V K X7R 0603)	2009-1104	to DVT
16	Charger, EMI request.	EMI request to add snubber.	0.3	47	Add PR370 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC262 SE074681K80 ( S CER CAP 680P 50V K X7R 0402)	2009-1104	to DVT
17	CPU_COREP, transient, load line modify.	CPU_COREP, transient, load line modify.	0.3	54	Change PR524/PR525 from SD014120380 to SD014130380. Change PR501 from SD034536180 to SD034549180 Change PC362 from SE074391K80 to SE074681K80 Change PL40/PL41 from SH000005680 to SH12036BM00.	2009-1104	to DVT
18	+VSBP, EMI request.	EMI request to add cap to reduce EMI noise on B+	0.3	45	Add PC221 SE000005280 S CER CAP .22U 25V K X7R 0603. Add PC222 SE042104K80 S CER CAP .1U 25V K X7R 0603	2009-1104	to DVT
19	+1.8VSP BOM error.	Loss +1.8VSP enable circiut.	0.3	49	Add PR401 SD014220280 S RES 1/16W 22K 0402 5% Add PC274 SE026474K80 S CER CAP 0.47U 16V K X7R 0603	2009-1104	to DVT
20	+VGA_COREP, output voltage change.	Because ATI change Park output voltage, we saperate Park and Madison by PAK@ and MAD@. And Change Madison X63 BOM.	0.4	51	Change PR197 from SD034432280 to SD034681280. Chnage PR198 from SD034887180 to SD034953180. Change PR201 SD034255280 to SD034316280.	2009-1113	to DVT
21	+CPU_COREP, power measure.	Because HW want to measure CPU_CORE IC power loss, Add 0805 R to saperate +5VS.	0.4	54	Add PR565 SD002000080 S RES 1/8W 0 +-5% 0805	2009-1113	to DVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				NEW70 M/B LA-5891P Schematic	
				Date:	Tuesday, December 29, 2009
				Sheet	56 of 59

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	+CPU_COREP, IMON design change.	Intel release IMON RC time constant new request, change PC348 to 0.068u to meet spec.	0.4	54	Change PC348 from SE076103K80 S CER CAP .01U 16V K X7R 0402 to SE000003J80 S CER CAP 0.068U 16V K X7R 0402	2009-1113	to DVT
2	+CPU_COREP, cost issue.	SF000000G80 will cost up, change to SF22004M210.	0.4	54	Change PC343 from SF000000G80 to SF22004M210.	2009-1113	to DVT
3	+3V/+5V cost issue.	Because Nippon cost up thier Os-CON cap, so we change Nippon cap to Sanyo cap by sourcer request.	0.5	46	Change PC233/PC237 from SF22001M300 S ELE CAP 220U 6.3V M E60(6.3X5.7) PXC to SF22001M200 S ELE CAP 220U 6.3V M B C6 SVPC_ESR15	2009-1118	to DVT
4	+1.05VS_VTTP issue.	+1.05VS_VTTP choke unique to +1.5VP.	0.5	52	Change PL38 from SH000008V80 S COIL 1UH +-20% PCMB103E-1R0M20A to SH000009U00 S COIL 1UH +-20% FDUE1040D-1R0M=P3 21.3A	2009-1118	to DVT
5	+VGA_COREP 2nd source issue.	In order to phase in 2nd source of APW7138, must add Pin6 components to meet ISL6268 requirement.	0.6	51	Add PC172 SE071220J80 S CER CAP 22P 50V J NPO 0402 Add PC174 SE075682K80 S CER CAP 6800P 25V K X7R 0402 Add PR195 SD034909280 S RES 1/16W 90.9K 0402 1%	2009-1208	to PVT
6	+VGA_COREP 2nd source issue.	In order to phase in 2nd source of APW7138, must add Pin6 components to meet ISL6268 requirement.	0.6	51	Change location PU23 to PU998.	2009-1208	to PVT
7	+1.05VS_VTTP 2nd source issue.	In order to phase in 2nd source, change ISL6268 to APW7138.	0.6	52	Change PU26 from SA00001HT80 S IC ISL6268CAZ-T SSOP 16P to PU999 SA000020600 S IC APW7138NITRL SSOP 16P	2009-1208	to PVT
8	+1.05VS_VTTP 2nd source issue.	APW7138 needn't pop PC335.	0.6	52	Delete PC335 SE075103K80 S CER CAP .01U 25V K X7R 0402 and change location to PC999.	2009-1208	to PVT
9	HDD LED flash issue.	HDD LED will flash when plug in adapter, because +3VS rise a little. HW request add PC224 to solve it.	0.6	45	Add PC224 SE000000K80 S CER CAP 1U 6.3V K X5R 0402	2009-1208	to PVT
10	HDD LED flash issue.	If add PC224, must change PR330 from 0 to 1K to avoid SPOK pin fail. that is add a current limit R on SPOK pin.	0.6	45	Chnage PR330 from SD028000080 to SD028100180.	2009-1208	to PVT
11	BOM error.	+1.8VSP choke use wrong material.	0.6	49	Change PL30 from SH000006I80 S COIL 2.2UH +-20% PCMC063T-2R2MN 8A to SH000009Q00 S COIL 2.2UH 20% MSCDRI-74A-2R2M-E 6.5A	2009-1208	to PVT
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				NEW70 M/B LA-5891P Schematic	
				Date:	Tuesday, December 29, 2009
				Sheet	57 of 59

## A --> B Change List

1012:-----  
Page 29,30 Update F1,F2 symbol to SP04301P120(F\_SMD1812P110TF)  
Page 36,38 C789,C788,C684 symbol update (have pin define)  
Page 31, U3 P/N change from SA00001RM00 to SA00003O900  
1102:-----  
Page 7,8 C97,C675,C134,C136,C251,C268,C541,C667 symbol update from SGA00002380 to SGA00002U00  
Page 23. Add C609 0.1u\_0402(SE076104K80) R739 24K\_0402(SD034240280) fix +3VSDGPU Ramp up issue  
Page 17,35 Add 1 more USB trace to 3G/B connector from PCH USB20\_P10 & USB20\_N10  
1103:-----  
Page 43 R200 change symbol from 22\_0402\_5% to 22\_0603\_5%  
Page 39 SW1,SW4 BOM structure change to @  
Page 36 C789.2 power source +3VS change to +3VALW  
1104:-----  
Page 8, Add C797,C798,C799,C800 0.1u\_0402 at between +1.5V&+1.5V\_1(Intel suggest)  
Page 15,37 U41.F3 modify net from GPIO62 to susclk  
Page 37 Add R740(@) close U32.123  
1105:-----  
Page 8 R98 change from 4.7K\_0402\_5% to 330ohm\_0402\_5% (Intel feekback VGFX\_CORE issue solution)  
1109:-----  
Page 23 Change R717,R718,R720,R509 BOM structure from VGA@ to @ (Madison&Park prodution remove JTAG option2)  
Page 24 Change R64 BOM structure from @ to VGA@ (Madison&Park prodution remove JTAG option2)  
Page 23 Remove and short R729 (A2VDD)  
Page 23 Change C600,C172,C599 BOM structure from VGA@ to @ (+A2VDD)  
Page 23 Remove and short L6 (+A2VDDQ)  
Page 26 Remove and short R730,R731,R732,R733,R734,R735,R736,R737,R738, (DPB,DPC,DPD power source)  
Page 37 Add R508 100K\_0402 Pull down to GND(EC E51TXD\_P80DATA)(fix Intel WLAN Card reset issue)  
RF request:-----  
Page 35 Add C801 (SE071470J80 47P\_0402) and C173(SE000005T80 10U\_0603)(+3VS\_WWAN)  
Page 23 Remove R508 (100\_0402) change to C802(@) (12P\_0402\_50V8J)(SE071120J80) (VGA\_CLK\_27M)  
Page 29 Add two shunt C804,C803 12P\_0402\_50V8J(SE071120J80)(P31.DDC to HDMI conn)  
Page 29 Add two shunt C805,C806 22P\_0402\_50V8J(SE071220J80)(P29.LCD Conn)  
pop R403(47\_0402) and C516 (22P\_0402)(CLK\_PCI\_LPC)  
pop R163 (10\_0402)and C319 (10P\_0402) (CLK\_BUF\_ICH\_14M)  
EMI request:-----  
Page 36 POP D26, CM1293-04SO(SC300000O00)  
Page 38,40,41 POP D18,D19,D10,D9,D11,D28,D30 PJDLC05C(SCA00001100)  
1110:-----  
Page 38 Add Q53(ACIN\_LED#)  
1111:-----  
Page 40 C775,C776,C777,C778 change Symbol from SE093475K80(4.7U\_0805) to SE107475M80(4.7U\_0603)  
Page 38 R341,R343 100\_0402\_5% change to 680\_0402\_5%(BLUE LED Bright)  
Page 38 R342,R344 300\_0402\_5% change to 3.9K\_0402\_5%(Orange LED Bright)  
1113:-----  
Page 8 R98 change from 330\_0402\_5% to 470\_0402\_5%(SD028470080)  
Page 23 Change back R717,R718,R720,R509 BOM structure from @ to VGA@ (Madison&Park prodution remove JTAG option2)  
Page 24 Change back R64 BOM structure from VGA@ to @ (Madison&Park prodution remove JTAG option2)  
1116:-----  
Page 13 U41 change P/N from SA00003N700 to SA00003N7B0  
Page 34 T16 change P/N from SP050006C00 to SP050006B00  
1117:-----  
Page 58 Add HW PIR

## B --> C Change List

1209:-----  
R679 change BOM structure to @  
D13,D15 change BOM structure to @  
Change R717,R718,R720,R509 BOM structure from VGA@ to @ (Madison&Park prodution remove JTAG option2)  
Change R64 BOM structure from @ to VGA@ (Madison&Park prodution remove JTAG option2)  
Add R729 0\_0402(SD028000080,@)  
Add R730 0\_0402(SD028000080,@) LOCAL\_DIM for Panel new feature  
Add R731 0\_0402(SD028000080,@) COLOR\_ENG\_EN for Panel new feature  
Add R732 100K\_0402(SD028100380)LOCAL\_DIM PD to GND  
Add R733 100K\_0402(SD028100380)COLOR\_ENG\_EN PD to GND  
Q53 change BOM structure to @  
ADD Q54 2N7002DWH\_SOT363-6(SB00000AR10) for AC PLUG HDD LED flash issue  
DEL U16 for AC PLUG HDD LED flash issue  
C97,C134,C136,C251,C541,C268,C675,C667 symbol update from SGA00002U00 to SGA00001Q80  
C775,C776,C777,C778 change P/N SE107475M80 to SE107475K80(4.7U\_0603\_6.3V6K)  
R272(100K PU +3VS) change BOM structure to @  
Add U32.85 WWAN\_LED# (input)  
Add U32.17 MINI1\_LED# (input)  
ADD R734 PD to GND (fix CPT Panel Flash issue)


1211:-----  
ADD C807,C808 1000P\_0402(SE074102K80) LAN EMI  
ADD C610 0.1U\_0402 Y5V(SE070104Z80) VGFX\_CORE EMI  
ADD C809 C810 0.1U\_0402 Y5V(SE070104Z80) +1.5V EMI  
1211B:-----  
Add U32.36 WLAN\_LED# (output)  
Add U32.91 3G\_LED# (output)  
Add U32.85 WWAN\_LED# (input)  
1214:-----  
ADD R735 For U24 power source +3VS (POP)  
ADD R736 For U24 power source +5VS (@)  
1215:-----  
ADD R737 asmedia CLK-  
ADD R738 asmedia CLK+  
U24 PN change to SA00000U500 (74AHC1G125GW\_SOT353-5)  
1216:-----  
C465 change BOM structure to @(3G 150U)  
R41 change BOM structure to @(CRT DET)  
Q20 change BOM structure to @(CRT DET)  
R343,R341 change to 2.2K\_0402\_5%(SD028220180) (LED)  
R334 change to 249K\_0402\_1%(SD034249380)  
1217:-----  
R253 2.2K\_0402\_5% change to @  
R252 2.2K\_0402\_5% change to UMAHD@  
R343 change to 2.2K\_0402\_5%(7080@) 680\_0402\_5%(90@)  
R344 change to 3.9K\_0402\_5%(7080@) 680\_0402\_5%(90@)  
R341 change to 2.2K\_0402\_5%(7080@) 680\_0402\_5%(90@)  
R342 change to 3.9K\_0402\_5%(7080@) 680\_0402\_5%(90@)  
1219:  
R382 change to 18K\_0402(SD028180280)(Board ID)  
R389 ADD 100K\_0402\_5%(SD028100380) PH +3VALW(Board ID)  
1223:  
R157 change to R167 10K\_0402\_5% (GPIO66: L:6L H:8L)  
GPIO21 define to Project ID (L:NEW50/70/80/90 H:NEW71/91)

## C --> MP Change List


1228:  
MB PCB P/N (DA80000H700)change to (DAZ0C900100)  
Q5,Q9,Q16,Q19,Q21,Q22,Q26,Q27,Q35,Q40,Q47,Q54 change SB00000AR10 to SB00000D900  
DEL D10 (Int. MIC ESD Diode PASS Can remove)  
R382 change to 18K\_0402\_5%(SD028180280 Board ID rev0.3)  
DEL R667,R668(SD028000080) USb common mode choke  
DEL R167,(SD028100280)(GPIO66 PH 8L,PD 6L) 10K\_0402\_5%  
ADD R157 (SD028100280)(GPIO66 PH 8L,PD 6L) 10K\_0402\_5%  
ADD R389 (SD028100380)(Board ID)100K\_0402\_5%  
ADD L68(SM070001600 12ohm bead) USB common mode choke  
Modify U24 Symbol  
  
0104:  
ADD R350 100K\_0402\_5%(SD028100380)(3G PH +3VS\_WWAN)  
0107:  
Q5,Q9,Q16,Q19,Q21,Q22,Q26,Q27,Q35,Q40,Q47,Q54 change SB00000D900 to SB00000DH00

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2010/08/01	Title PIR (HW)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number NEW70 M/B LA-5891P Schematic	Rev 1.0
Date:	Friday, January 08, 2010	Sheet	58	of	59	


**VGA**


U34  
 PARK XT M2 A11: SA00003MC10  
 216-0774007 A11 PARK XT M2


**PCB**


ZZZ  
 LA-5891P MB Rev0: DA80000H700  
 LA-5891P MB Rev1: DA80000H710  
 LA-5891P MB with Small Board Rev1: DAZ0C900100  
 LA-5891P REV1 M/B


**X76**


ZZZ  
 X76198BOL01 VRAM 512M SAM NEW70  
 Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)  
 X76198BOL01

ZZZ  
 X76198BOL02 VRAM 512M HYN NEW70  
 Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V )  
 X76198BOL02



ZZZ  
 X76198BOL03 VRAM 1G SAM NEW70  
 Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)  
 X76198BOL03

ZZZ  
 X76198BOL04 VRAM 1G HYN NEW70  
 Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V )  
 X76198BOL04

ZZZ  
 X76198BOL05 VRAM 512M AMD NEW70  
 AMD :SA00003PF10  
 (S IC D3 64M16/800 23EY2387MB-12 PG-TFBGA 96P 1.5V)  
 X76198BOL05

ZZZ  
 X76198BOL06 VRAM 1G AMD NEW70  
 AMD :SA00003PF10  
 (S IC D3 64M16/800 23EY2387MB-12 PG-TFBGA 96P 1.5V)  
 X76198BOL06


**CRT Option Components**



**NEW90 LED Option**



**PCH SKU Option**



GPIO19

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Option Component	
Size	Document Number	Customer		Rev	1.0
NEW70 M/B LA-5891P Schematic		Date: Tuesday, December 29, 2009		Sheet	59 of 59